
LTR								F	REVISI	ONS										
	DESCRIPTION								DA	ATE (YI	R-MO-I	DA)		APPF	ROVED					
A	Char	nges IA	W NO	R 5962	-R204-	-94. – ja	ak						94-06-07			Mon	Monica L. Poelking		1	
В	Char	iges IA	W NO	R 5962	-R045-	-95 ja	ık						95-10-31			Monica L. Poelking		1		
С	Upda	te boile	erplate	to MIL	-PRF-3	38535.	Editori	al chan	iges thi	roughou	ut. – jal	<	00-11-29			Thomas M. Hess				
D							urrent N								03-24		Thomas M. Hess			
D	- LT		sipiate	paragi					0000	orcqui		.5.			55 24		Thomas M. Hess			
E	table	ate high I. Upda rement	ate boi	lerplate	age (Vo e parag	он and ' Jraphs t	V _{OL}) tes to the c	t condi urrent l	tion V⊪ MIL-PR	⊣ and V RF-3853	ı∟ limits 35	to	15-07-24				Thomas M. Hess			
REV							1													
REV SHEET															<u> </u>					
	E	E	E																	
SHEET	E 15	E 16	E 17																	
SHEET REV SHEET REV STATUS	15			RE			E	E	E	E	E	E	E	E	E	E	E			E
SHEET REV SHEET REV STATUS OF SHEETS	15			SHE	EET		E 1	E 2	E 3	E 4	E 5	E 6	E 7	E 8	E 9	E 10	E 11	E 12	E 13	E 14
SHEET REV SHEET REV STATUS	15			SHE	EET PAREI		1	2				6	7	8	9	-	11	12		
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A	15	16		SHE	EET PAREI	Joseph		2				6 C(7 DLA DLUN	8 LAND IBUS,	9 9 0 ANC , OHI0	10 D MAF O 432	11 RITIM 218-3	12 E 990	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A	15 NDAF	16 RD		SHE	EET PAREI	Joseph BY	1	2 by				6 C(7 DLA DLUN	8 LAND IBUS,	9 9 0 ANC , OHI0	10 D MAF O 432	11 RITIM 218-3	12 E	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICR	15 NDAF	16 RD CUIT		SHE PRE CHE	EET PAREI	Joseph BY Thanh V	1 A. Kert	2 by		4	5	6 C(http:	7 DLA DLUN ://www	8 LAND 1BUS, w.land	9 9 ANE , OHIO	10 D MAF O 432 mariti	11 RITIM 218-3 ime.d	12 E 990	13	14
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DR		16 RD CUIT G	17	SHE PRE CHE	EET PAREI CKED T ROVEI	Joseph BY Thanh V D BY	1 A. Kert	2 by en		4 MIC CM	5 CROC	6 CC http: CIRC	7 DLA DLUN ://www UIT, I AL EI	8 IBUS w.lan DIGIT	9 9 O ANE , OHIO dand	10 D MAF O 432 mariti ADV/ GER	11 RITIM 218-3 ime.d	12 E 990 Ila.mil ED BI D-TYF	13 I POLA PE	14
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DR THIS DRAW		16 RD CUIT G	17	SHE PRE CHE APP	EET PAREI CKED T ROVE	Joseph BY Thanh V D BY onica L	A. Kert	2 by en ing		4 MIC CM FLI	5 CROC OS, 9 P-FL	6 CC CIRC OCT/ OP W	7 DLA DLUN ://www ://www ://www ://www ://www ://www ://www ://www ://www ://www ://www ://www ://www ://www ://www ://www	8 IBUS w.land DIGIT DGE- THR	9 AND AND AND dand dand dand CAL, A	10 0 MAF 0 432 mariti ADV/ GGER	11 RITIM 218-3 ime.d ime.d ANCE RED E E OU	12 E 990 IIa.mil ED BI D-TYF TPUT	13 POLA PE FS,	14
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DR THIS DRAWI	NDAF OCIRC AWIN NG IS A JSE BY ARTMEN	16 RD CUIT G VAILAI ALL TS	17 BLE	SHE PRE CHE APP	EET PAREI CKED T ROVE	Joseph BY Thanh V D BY onica L APPR(1 A. Kert /. Nguy Poelk	2 by en ing		4 MIC CM FLI TTI	5 CRO(OS, 0 P-FL _ CO	6 CIRC OCT/ OP W MPA	7 DLA DLUN ://www ://www ://www ://www ://www ://www ://www ://www ://www ://www ://www ://www ://www ://www ://www ://www	8 IBUS w.land DIGIT DGE- THR	9 AND AND AND dand dand dand CAL, A	10 0 MAF 0 432 mariti ADV/ GGER	11 RITIM 218-3 ime.d ime.d ANCE RED E E OU	12 E 990 Ila.mil ED BI D-TYF	13 POLA PE FS,	14
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DR THIS DRAWN FOR U	NDAF OCIRC AWIN JSE BY JSE BY JRTMEN NCIES (16 RD CUIT G VAILAI ALL TS DF THE	17 BLE	SHE PRE CHE APP DRA	EET PAREI CKED T ROVEI M	Joseph BY Thanh V D BY onica L APPR(94-(A. Kert /. Nguy Poelk OVAL [D1-18	2 by en ing		4 MIC CM FLI TTI SIL	5 CROC OS, 0 P-FL ₋CO ICON	6 CIRC OCT/ OP W MPA	7 DLA DLUN ://wwww ://www ://www ://www ://www ://www ://wwww :// ://	8 IBUS W.Ian DIGIT DGE- THRI E INP	9 AND AND AND dand dand dand CAL, A	10 0 MAF 0 432 mariti ADV/ GGER	11 RITIM 218-3 ime.d ime.d ANCE RED E E OU	12 E 990 IIa.mil ED BI D-TYF TPUT	13 POLA PE FS,	14
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DR THIS DRAWI FOR U DEPA	NDAF OCIRC AWIN JSE BY JSE BY JRTMEN NCIES (16 RD CUIT G VAILAI ALL TS DF THE DEFEN	17 BLE	SHE PRE CHE APP DRA	EET PAREI CKED T ROVEI M	Joseph BY Thanh V D BY onica L APPR(A. Kert /. Nguy Poelk OVAL [D1-18	2 by en ing		4 MIC CM FLI TTL SIL SIL	5 CROC OS, 0 P-FL CO ICON ZE	6 CIRCI OCT/ OP W MPAT	7 DLA DLUW ://www ://www ://www ://www ://www UIT, I AL EI VITH TIBLE	8 IBUS, w.lan DIGIT DGE- THRI E INP	9 AND AND AND dand dand dand CAL, A	10 0 MAF 0 432 mariti ADV/ GER GER TATE , MOI	11 RITIM 218-3 ime.d ANCE RED E E OU NOLI	12 E 990 ED BI D-TYF TPU1 THIC	13 POLA PE FS,	14
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DR THIS DRAWI FOR U DEPA	NDAF OCIRC AWIN JSE BY JRTMEN NCIES (NT OF I	16 RD CUIT G VAILAI ALL TS DF THE DEFEN	17 BLE	SHE PRE CHE APP DRA	EET PAREI CKED T ROVEI M	Joseph BY Thanh V D BY Onica L APPR(94-(LEVEL	A. Kert /. Nguy Poelk OVAL [D1-18	2 by en ing		4 MIC CM FLI TTL SIL SIL	5 CROC OS, 0 P-FL CO ICON ZE	6 CIRCI OCT/ OP W MPAT	7 DLA DLUN UIT, I AL EI VITH TIBLE GE CC 67268	8 ILAND IBUS W.land DIGIT DGE- THRI E INP DDE B	9 AND AND AND dand dand dand CAL, A	10 0 MAF 0 432 mariti ADVA GER TATE , MOI	11 RITIM 218-3 ime.d ANCE RED E E OU NOLI	12 E 990 IIa.mil ED BI D-TYF TPUT	13 POLA PE FS,	14

DSCC FORM 2233 APR 97

1. SCOPE

1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device class Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN.

1.2 PIN. The PIN is as shown in the following example:



1.2.1 <u>RHA designator</u>. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function
01	54ABT574	Octal edge-triggered D-type flip-flop with three-state outputs TTL compatible inputs

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class	Device requirements documentation
М	Vendor self-certification to the requirements for MIL-STD-883 compliant, non- JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A
Q or V	Certification and qualification to MIL-PRF-38535

1.2.4 <u>Case outline(s)</u>. The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
R	GDIP1-T20 or CDIP2-T20	20	Dual-in-line
S	GDFP2-F20 or CDFP3-F20	20	Flat pack
2	CQCC1-N20	20	Square leadless chip carrier

1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-93220
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 2
DSCC FORM 2234			

1.3 <u>A</u>	bsolute	maximum	ratings.	<u>1</u> /	<u>2</u> /	<u>3</u> /
--------------	---------	---------	----------	------------	------------	------------

Supply voltage range (V_{CC}) DC input voltage range (V_{IN})	
DC output voltage range (V _{OUT})	0.5 V dc to +5.5 V dc $\frac{4}{4}$
DC input clamp current (I _{IK}) (V _{IN} < 0.0 V)	
DC output clamp current (I _{OK}) (V _{OUT} < 0.0 V)	
DC output current (I _{OL}) (per output)	
Storage temperature range (T _{STG})	
Lead temperature (soldering, 10 seconds)	
Thermal resistance, junction-to-case (θ_{JC})	See MIL-STD-1835
Junction temperature (T _J)	
Maximum power dissipation (P _D)	500 mW

1.4 Recommended operating conditions. 2/3/5/

Supply voltage range (V _{CC})	+4.5 V dc to +5.5 V dc
Input voltage range (V _{IN})	+0.0 V dc to V _{CC}
Output voltage range (Vout)	+0.0 V dc to V _{CC}
Maximum low level input voltage (VIL)	0.8 V
Minimum high level input voltage (V _{II})	
Case operating temperature range (T _c)	
Maximum input rise or fall rate (\Deltat/DV)	5 ns/V
Maximum high level output current (I _{OH})	24 mA
Maximum low level output current (I _{OL})	

- 1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
- 2/ Unless otherwise noted, all voltages are referenced to GND.
- 3/ The limits for the parameters specified herein shall apply over the full specified V_{CC} range and case temperature range of -55°C to +125°C.
- 4/ The input and output negative voltage ratings may be exceeded provided that the input and output clamp current ratings are observed.
- 5/ Unused inputs must be held high or low to prevent them from floating.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-93220
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 3
DSCC FORM 2234			

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits. MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <u>http://quicksearch.dla.mil</u> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094).

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 as specified herein, or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.

3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.4 herein.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.

3.2.3 <u>Truth table</u>. The truth table shall be as specified on figure 2.

3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.

3.2.5 <u>Ground bounce test circuit and waveforms</u>. The ground bounce test circuit and waveforms shall be as specified on figure 4.

3.2.6 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 5.

3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-93220
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 4
DSCC FORM 2234			

3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.

3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DLA Land and Maritime-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 <u>Notification of change for device class M</u>. For device class M, notification to DLA Land and Maritime-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects this drawing.

3.9 <u>Verification and review for device class M</u>. For device class M, DLA Land and Maritime, DLA Land and Maritime's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 127 (see MIL-PRF-38535, appendix A).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-93220
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 5
DSCC FORM 2234			

		TABLE I. Electrical per	formance c	haracteris	stics.				
Test and	Symbol	Test condition <u>2</u> /		Device	V _{CC}	Group A	Lim	nits <u>3</u> /	Unit
MIL-STD-883 test method <u>1</u> /		$\begin{array}{l} -55^\circ C \leq T_C \leq +125^\circ C \\ 4.5 \ V \leq V_{CC} \leq 5.5 \ V \\ \text{unless otherwise specifi} \end{array}$		type		subgroups	Min	Max	
High level output voltage 3006	V _{OH1}	For all inputs affecting output u $V_{IN} = V_{IH} = 2.0$ V or $V_{IL} = 0.8$ V $I_{OH} = -3$ mA		All	4.5 V	1, 2, 3	2.5		V
	V _{OH2}	For all inputs affecting output u $V_{IN} = V_{IH} = 2.0 \text{ V or } V_{IL} = 0.8 \text{ V}$ $I_{OH} = -3 \text{ mA}$		All	5.0 V	1, 2, 3	3.0		
	V _{OH3}	For all inputs affecting output u $V_{IN} = V_{IH} = 2.0$ V or $V_{IL} = 0.8$ V $I_{OH} = -24$ mA		All	4.5 V	1, 2, 3	2.0		
Low level output voltage 3007	V _{OL}	For all inputs affecting output u $V_{IN} = V_{IH} = 2.0$ V or $V_{IL} = 0.8$ V $I_{OL} = +48$ mA		All	4.5 V	1, 2, 3		0.55	V
Three-state output leakage current high 3021	I _{оzн} <u>4</u> / <u>5</u> /	For control inputs affecting out test $V_{IN} = V_{IH} = 2.0$ V or $V_{IL} = V_{OUT} = 2.7$ V		All	5.5 V	1, 2, 3		10.0	μΑ
Three-state output leakage current low 3020	I _{OZL} <u>4</u> / <u>5</u> /	For control inputs affecting out test $V_{IN} = V_{IH} = 2.0$ V or $V_{IL} = V_{OUT} = 0.5$ V		All	5.5 V	1, 2, 3		-10.0	μA
Negative input clamp voltage 3022	V _{IC} -	For input under test $I_{IN} = -18$ m	A	All	4.5 V	1, 2, 3		-1.2	V
Off-state leakage current	I _{OFF}	For output under test V_{IN} or V_{OI} All other pins at 0.0 V	_{UT} = 4.5 V	All	0.0 V	1		±100.0	μΑ
High-state leakage current	I _{CEX}	For output under test $V_{OUT} = 5$. Outputs at high logic state	.5 V	All	5.5 V	1, 2, 3		50.0	μΑ
Input current high 3010	I _{IH}	For input under test $V_{IN} = V_{CC}$		All	5.5 V	1, 2, 3		+2.0	μA
Input current low 3009	IIL	For input under test V _{IN} = GND)	All	5.5 V	1, 2, 3		-2.0	μΑ
Output current 3011	I _{ОUT} <u>6</u> /	V _{OUT} = 2.5 V		All	5.5 V	1, 2, 3	-50.0	-180.0	mA
Quiescent supply current delta, TTL TTL input levels 3005	∆I _{CC} <u>7</u> /	For input under test, $V_{IN} = 3.4$ Y For all other inputs $V_{IN} = V_{CC}$ or GND	V	All	5.5 V	1, 2, 3		2.5	mA
Quiescent supply current, output high 3005	I _{CCH}	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0.0$ A		All	5.5 V	1, 2, 3		250.0	μA
Quiescent supply current, output low 3005	I _{CCL}	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0.0$ A		All	5.5 V	1, 2, 3		30.0	mA
Quiescent supply current output three-state 3005	I _{CCZ}	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0.0$ A		All	5.5 V	1, 2, 3		250.0	μΑ
See footnotes at end	d of table.								
	STANDARD MICROCIRCUIT DRAWING						5962-93220		
	DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990				REVISION	LEVEL E	SHE	ET 6	

Test and	Symbol	Test condition <u>2</u> /	Device	Vcc	Group A	Lim	nits <u>3</u> /	Unit
MIL-STD-883 test method <u>1</u> /		$\begin{array}{c} -55^\circ C \leq T_C \leq +125^\circ C \\ 4.5 \text{ V} \leq V_{CC} \leq 5.5 \text{ V} \\ \text{unless otherwise specified} \end{array}$	type		subgroups	Min	Max	
nput capacitance 3012	C _{IN}	See 4.4.1c T _C = +25°C	All	5.0 V	4		8.5	pF
Output capacitance 3012	C _{OUT}	See 4.4.1c T _C = +25°C	All	5.0 V	4		14.5	pF
Low level ground bounce noise	V _{OLP} <u>8</u> /	$\begin{array}{c} V_{IH}=3.0 \ V\\ V_{IL}=0.0 \ V \end{array}$	All	5.0 V	4		800	m∖
_ow level ground bounce noise	V _{OLV} <u>8</u> /	$T_A = +25^{\circ}C$ See figure 4 See 4.4.1d	All	5.0 V	4		-1700	m\
High level V _{CC} bounce noise	V _{ОНР} <u>8</u> /	- 000 4.4. IU	All	5.0 V	4		1300	m\
High level V _{CC} bounce noise	V _{ОНV} <u>8</u> /		All	5.0 V	4		-800	m\
Functional test	<u>9</u> /	$V_{IL} = 0.8 \text{ V}, V_{IH} = 2.0 \text{ V}$	All	4.5 V	7, 8	L	Н	
3014		Verify output V _{OUT} , See 4.4.1b	All	5.5 V	7, 8	L	Н	
Propagation delay time, CLK to mQ output 3003	t _{PLH} <u>10</u> /	$C_L = 50 \text{ pF minimum}$ $R_L = 500\Omega$ See figure 5	All	5.0 V 4.5 V and 5.5 V	9 10, 11	1.5 1.5	6.2 7.0	ns
	t _{PHL}		All	5.0 V	9	1.5	7.0	ns
	<u>10</u> /			4.5 V and 5.5 V	10, 11	1.5	7.4	
Propagation delay	t _{PZH}		All	5.0 V	9	1.0	5.5	ns
time, output enable \overline{OE} to mQ output 3003	<u>10</u> /			4.5 V and 5.5 V	10, 11	1.0	6.5	
	t _{PZL}		All	5.0 V	9	1.0	5.9	ns
	<u>10</u> /			4.5 V and 5.5 V	10, 11	1.0	7.2	
Propagation delay	t _{PHZ}		All	5.0 V	9	1.0	6.2	ns
time, output disable, \overline{OE} to mQ output 3003	<u>10</u> /			4.5 V and 5.5 V	10, 11	1.0	7.2	
	t _{PLZ}		All	5.0 V	9	1.0	5.8	ns
	<u>10</u> /			4.5 V and 5.5 V	10, 11	1.0	6.7	
Maximum clock frequency	f _{MAX} <u>11</u> /		All	5.0 V	9, 10, 11	150		MH
Pulse duration, CLK high or low	t _w <u>11</u> /		All	5.0 V	9, 10, 11	3.3		ns
See footnotes at end of	table.							
	TANDARE		SIZE A				5962-9	3220
	ND AND MAI			REVISIO		SH	EET	

	٦	ABLE I. Electrical performance char	acteristics -	Continu	ed.			
Test and MIL-STD-883 test	Symbol	Test condition <u>2</u> / -55°C ≤ T _C ≤ +125°C	Device type	V _{cc}	Group A subgroups	Lim	its <u>3</u> /	Unit
method <u>1</u> /		$4.5 \text{ V} \le V_{CC} \le 5.5 \text{ V}$ unless otherwise specified	typo		oubgroupo	Min	Max	
Setup time high, data before clock rising	t _{s1} <u>11</u> /	$C_L = 50 \text{ pF minimum}$ $R_L = 500\Omega$	All	5.0 V	9, 10, 11	1.5		ns
Setup time low, data before clock rising	t _{s2} <u>11</u> /	See figure 5	All	5.0 V	9, 10, 11	2.0		ns
Hold time high or low data after clock rising	t _h <u>11</u> /		All	5.0 V	9, 10, 11	2.0		ns

- 1/ For tests not listed in the referenced MIL-STD-883 (e.g. ∆I_{CC}), utilize the general test procedure of 883 under the conditions listed herein.
- $\underline{2}$ / Each input/output, as applicable, shall be tested at the specified temperature, for the specified limits, to the tests in table I herein. Output terminals not designated shall be high level logic, low level logic, or open, except for all I_{CC} and Δ I_{CC} tests, where the output terminals shall be open. When performing these tests, the current meter shall be placed in the circuit such that all current flows through the meter. For input terminals not designated, V_{IN}= GND or V_{IN} = 3.0 V.
- $\underline{3}$ / For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow respectively; the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein. All devices shall meet or exceed the limits specified in table I at $4.5 \text{ V} \le \text{V}_{\text{CC}} \le 5.5 \text{ V}.$
- <u>4</u>/ This test shall be guaranteed, if not tested, to the limits specified in table I herein, when performed with control inputs that affect the state of the output under test at V_{IN} = 0.8 V or 2.0 V.
- 5/ Due to tester limitations, this test may be performed at V_{IH} = 3.0 V but shall be guaranteed at V_{IH} = 2.0 V.
- 6/ Not more than one output should be tested at one time and the duration of the test condition should not exceed one second.
- $\underline{7}$ / This test may be performed either one input at a time (preferred method) or with all input pins simultaneously at V_{IN} = V_{CC} -2.1 V (alternate method). Classes Q, and V shall use the preferred method. When the test is performed using the alternate test method the maximum limit is equal to the number of inputs at a high TTL input level times 2.5 mA, and the preferred method and limits are guaranteed.
- 8/ This test is for qualification only. Ground and V_{CC} bounce tests are performed on a non-switching (quiescent) output and are used to measure the magnitude of induced noise caused by other simultaneously switching outputs. The test is performed on a low noise bench test fixture. For the device under test, all outputs shall be loaded with 500Ω of load resistance and a minimum of 50 pF of load capacitance (see figure 4). Only chip capacitors and resistors shall be used. The output load components shall be located as close as possible to the device outputs. It is suggested, that whenever possible, this distance be kept to less than 0.25 inches. Decoupling capacitors shall be placed in parallel from V_{CC} to ground. The values of these decoupling capacitors shall be determined by the device manufacturer. The low and high level ground and V_{CC} bounce noise is measured at the quiet output using a 1 GHz minimum bandwidth oscilloscope with a 50Ω input impedance.

The device inputs shall be conditioned such that all outputs are at a high nominal V_{OH} level. The device inputs shall then be conditioned such that they switch simultaneously and the output under test remains at V_{OH} as all other outputs possible are switched from V_{OH} to V_{OL}. V_{OHV} and V_{OHP} are then measured from the nominal V_{OH} level to the largest negative and positive peaks, respectively (see figure 4). This is then repeated with the same outputs not under test switching from V_{OL} to V_{OH}.

The device inputs shall be conditioned such that all outputs are at a low nominal V_{OL} level. The device inputs shall then be conditioned such that they switch simultaneously and the output under test remains at V_{OL} as all other outputs possible are switched from V_{OL} to V_{OH} . V_{OLP} and V_{OLV} are then measured from the nominal V_{OL} level to the largest positive and negative peaks, respectively (see figure 4). This is then repeated with the same outputs not under test switching from V_{OH} to V_{OL} .

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-93220
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 8
DSCC FORM 2234			

TABLE I. Electrical performance characteristics - Continued.

- <u>9</u>/ Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2, herein. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices. After incorporating allowable tolerances per MIL-STD-883, $V_{IL} = 0.4$ V and $V_{IH} = 2.4$ V. For outputs, $L \le 0.8$ V, $H \ge 2.0$ V.
- 10/ For propagation delay tests, all paths must be tested.
- 11/ This parameter shall be guaranteed, if not tested, to the limits specified in table I herein.

Device type	All
Case outlines	R, S, 2
Terminal number	Terminal symbol
1	ŌĒ
2	1D
3	2D
4	3D
5	4D
6	5D
7	6D
8	7D
9	8D
10	GND
11	CLK
12	8Q
13	7Q
14	6Q
15	5Q
16	4Q
17	3Q
18	2Q
19	1Q
20	V _{CC}

Pin description				
Terminal symbol	Description			
mD (m = 1 to 8)	Data inputs			
ŌĒ	Output enable control input (active low)			
mQ (m = 1 to 8)	Outputs			
CLK	Clock input (active rising edge)			

FIGURE 1. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-93220
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 9
DSCC FORM 2234			

Inputs			Outputs
ŌĒ	CLK	mD	mQ
L	\uparrow	Н	Н
L	\uparrow	L	L
L	L	Х	Q_0
Н	Х	Х	Z


H = High voltage level


L = Low voltage level

X = Irrelevant


Z = Disabled $\uparrow = Low-to-high clock transition$

 Q_0 = The value Q after the most recent positive transition of CLK





DSCC FORM 2234 APR 97





NOTES:


- 1. C_L includes a 47 pF chip capacitor (-0 percent, +20 percent) and at least 3 pF of equivalent capacitance from the test jig and probe.
- 2. $R_L = 450\Omega \pm 1$ percent, chip resistor in series with a 50 Ω termination. For monitored outputs, the 50 Ω termination shall be the 50 Ω characteristic impedance of the coaxial connector to the oscilloscope.
- 3. Input signal to the device under test:
 - a. $V_{IN} = 0.0 \text{ V}$ to 3.0 V; duty cycle = 50 percent; $f_{IN} \ge 1 \text{ MHz}$.
 - b. t_r , $t_f = 3.0$ ns ± 1.0 ns. For input signal generators incapable of maintaining these values of t_r and t_f , the 3.0 ns limit may be increased up to 10 ns, as needed, maintaining the ± 1.0 ns tolerance and guaranteeing the results at 3.0 ns ± 1.0 ns; skew between any two switching inputs signals (t_{sk}) ≤ 250 ps.

FIGURE 4. Ground bounce test circuit and waveforms.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-93220
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 11
DSCC FORM 2234			








STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-93220
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	12

DSCC FORM 2234 APR 97



NOTES:

- 1. When measuring t_{PLZ} and t_{PZL} V_{TEST} = 7.0 V.
- 2. When measuring t_{PHZ} , t_{PZH} , t_{PLH} and t_{PHL} : V_{TEST} = open.
- 3. The t_{PZL} and t_{PLZ} reference waveform is for the output under test with internal conditions such that the output is at V_{OL} except when disabled by the output enable control. The t_{PZH} and t_{PHZ} reference waveform is for the output under test with internal conditions such that the output is at V_{OH} except when disabled by the output enable control.
- 4. C_L = 50 pF minimum or equivalent (includes test jig and probe capacitance).
- 5. $R_L = 500\Omega$ or equivalent, $R_T = 50\Omega$ or equivalent.
- 6. Input signal from pulse generator: V_{IN} = 0.0 V to 3.0 V; PRR \leq 10 MHz; $t_r \leq$ 2.5 ns; $t_f \leq$ 2.5 ns; t_r and t_f shall be measured from 0.3 to 2.7 V and 2.7 V to 0.3 V, respectively; duty cycle = 50 percent.
- 7. Timing parameters shall be tested at a minimum input frequency of 1 MHz.
- 8 The outputs are measured one at a time with one transition per measurement.

FIGURE 5. Switching waveforms and test circuit - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-93220
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 13
DSCC FORM 2234			

4. VERIFICATION

4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

4.2.1 Additional criteria for device class M.

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.

(2) $T_A = +125^{\circ}C$, minimum.

- b. Interim and final electrical test parameters shall be as specified in table II herein.
- 4.2.2 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - b. Interim and final electrical test parameters shall be as specified in table II herein.
 - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections, and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 2 herein. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2, herein. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
- c. C_{IN} and C_{OUT}, shall be measured only for initial qualification and after process or design changes which may affect capacitance. C_{IN} and C_{OUT} shall be measured between the designated terminal and GND at a frequency of 1 MHz. This test may be performed at 10 MHz and guaranteed, if not tested, at 1 MHz. The DC bias for the pin under test (V_{BIAS}) = 2.5 V or 3.0 V. For C_{IN} and C_{OUT}, test all applicable pins on five devices with zero failures.

For C_{IN} and C_{OUT} , a device manufacturer may qualify devices by functional groups. A specific functional group shall be composed of function types that by design will yield the same capacitance values when tested in accordance with table I, herein. The device manufacturer shall set a function group limit for the C_{IN} and C_{OUT} tests. The device manufacturer may then test one device functional group, to the limits and conditions specified herein. All other device functions in that particular functional group shall be guaranteed, if not tested, to the limits and test conditions specified in table I, herein. The device manufacturers shall submit to DLA Land and Maritime-VA the device functions listed in each functional group and the test results for each device tested.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-93220
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 14
DSCC FORM 2234			

d. Ground and V_{CC} bounce tests are required for all device classes. These tests shall be performed only for initial qualification, after process or design changes which may affect the performance of the device, and any changes to the test fixture. V_{OLP}, V_{OLV}, V_{OHP}, and V_{OHV} shall be measured for the worst case outputs of the device. All other outputs shall be guaranteed, if not tested, to the limits established for the worst case outputs. The worst case outputs tested are to be determined by the manufacturer. Test 5 devices assembled in the worst case package type supplied to this document. All other package types shall be guaranteed, if not tested, if not tested shall be guaranteed, if not tested shall be the worst case device type supplied to this drawing. All other device types shall be guaranteed, if not tested, to the limits established for the worst case device type. The package type and device type to be tested shall be determined by the manufacturer. The device manufacturer will submit to DLA Land and Maritime-VA data that shall include all measured peak values for each device tested and detailed oscilloscope plots for each V_{OLP}, V_{OLV}, V_{OHP}, and V_{OHV} from one sample part per function. The plot shall contain the waveforms of both a switching output and the output under test.

Each device manufacturer shall test product on the fixtures they currently use. When a new fixture is used, the device manufacturer shall inform DLA Land and Maritime-VA of this change and test the 5 devices on both the new and old test fixtures. The device manufacturer shall then submit to DLA Land and Maritime-VA data from testing on both fixtures, that shall include all measured peak values for each device tested and detailed oscilloscope plots for each V_{OLP} , V_{OLV} , V_{OHP} , and V_{OHV} from one sample part per function. The plot shall contain the waveforms of both a switching output and the output under test.

For V_{OHP} , V_{OLP} , and V_{OLP} , and V_{OLV} , a device manufacturer may qualify devices by functional groups. A specific functional group shall be composed of function types, that by design, will yield the same test values when tested in accordance with table I, herein. The device manufacturer shall set a functional group limit for the V_{OHP} , V_{OHV} , V_{OLP} , and V_{OLV} tests. The device manufacturer may then test one device function from a functional group, to the limits and conditions specified herein. All other device functions in that particular functional group shall be guaranteed, if not tested, to the limits and conditions specified in table I, herein. The device manufacturers shall submit to DLA Land and Maritime-VA the device functions listed in each functional group and test results, along with the oscilloscope plots, for each device tested.

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgroups (in accordance with MIL-PRF-38535, table III)	
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)			1
Final electrical parameters (see 4.2)	<u>1</u> / 1, 2, 3, 7, 8, 9, 10, 11	<u>1</u> / 1, 2, 3, 7, 8, 9, 10, 11	<u>2</u> / 1, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3, 7, 8, 9, 10, 11
Group D end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

TABLE II. Electrical test requirements.

<u>1</u>/ PDA applies to subgroup 1.

2/ PDA applies to subgroups 1 and 7.

4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-93220
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 15
DSCC FORM 2234			

4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:

- a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
- b. $T_A = +125^{\circ}C$, minimum.
- c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

4.4.2.2 <u>Additional criteria for device classes Q and V</u>. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.

4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.

4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

- a. End-point electrical parameters shall be as specified in table II herein.
- b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.
- 4.5 <u>Methods of inspection</u>. Methods of inspection shall be specified as follows:

4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.

5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor prepared specification or drawing.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-93220
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 16
DSCC FORM 2234			

6.1.2 Substitutability. Device class Q devices will replace device class M devices.

6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.3 <u>Record of users</u>. Military and industrial users should inform DLA Land and Maritime when a system application requires configuration control and which SMD's are applicable to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DLA Land and Maritime-VA, telephone (614) 692-8108.

6.4 <u>Comments</u>. Comments on this drawing should be directed to DLA Land and Maritime-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0540.

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

6.6 Sources of supply.

6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in MIL-HDBK-103 and QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DLA Land and Maritime-VA and have agreed to this drawing.

6.6.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DLA Land and Maritime-VA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-93220
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 17

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 15-07-24

Approved sources of supply for SMD 5962-93220 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at http://www.landandmaritime.dla.mil/Programs/Smcr/.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-9322001MRA	0C7V7	54ABT574DMQB
5962-9322001MSA	0C7V7	54ABT574FMQB
5962-9322001M2A	0C7V7	54ABT574LMQB
5962-9322001QRA	0C7V7	54ABT574J-QML
	01295	SNJ54ABT574J
5962-9322001QSA	0C7V7	54ABT574W-QML
	01295	SNJ54ABT574W
5962-9322001Q2A	0C7V7	54ABT574E-QML
	01295	SNJ54ABT574FK

1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.

<u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE <u>number</u>

and address

Vendor name

01295

Texas Instruments Inc. Semiconductor Group 8505 Forest Ln. P.O. Box 660199 Dallas, TX 75243 Point of contact: U.S. Highway 75 South P.O. Box 84, M/S 853 Sherman, TX 75090-9493

0C7V7

e2v, Inc. dba QP Semiconductor, Inc. 765 Sycamore Drive Milpitas, CA 95035

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.