# 74LV4020 14-stage binary ripple counter Rev. 01 — 29 November 2005

**Product data sheet** 

### 1. **General description**

The 74LV4020 is a low-voltage Si-gate CMOS device and is pin and function compatible with the 74HC4020 and 74HCT4020.

The 74LV4020 is a 14-stage binary ripple counter with a clock input  $(\overline{CP})$ , an overriding asynchronous master reset input (MR) and 12 fully buffered parallel outputs (Q0, and Q3 to Q13).

The counter advances on the HIGH-to-LOW transition of CP. A HIGH on MR clears all counter stages and forces all outputs LOW, independent of the state of  $\overline{\text{CP}}$ .

Each counter stage is a static toggle flip-flop.

### 2. **Features**

- Optimized for low-voltage applications: 1.0 V to 5.5 V
- Accepts TTL input levels between V<sub>CC</sub> = 2.7 V and V<sub>CC</sub> = 3.6 V
- Typical LOW-level output voltage (peak) or output ground bounce: V<sub>OL(p)</sub> < 0.8 V at  $V_{CC} = 3.3 \text{ V}$  and  $T_{amb} = 25 \,^{\circ}\text{C}$
- Typical HIGH-level output voltage (valley) or output V<sub>OH</sub> undershoot: V<sub>OH(v)</sub> > 2 V at  $V_{CC} = 3.3 \text{ V}$  and  $T_{amb} = 25 \,^{\circ}\text{C}$
- ESD protection:
  - ◆ HBM EIA/JESD22-A114-C exceeds 2000 V
  - MM EIA/JESD22-A115-A exceeds 200 V.
- Multiple package options
- Specified from -40 °C to +80 °C and from -40 °C to +125 °C.

# **Applications**

- Frequency dividing circuits
- Time delay circuits
- Control counters



14-stage binary ripple counter

# 4. Quick reference data

**Table 1:** Quick reference data  $GND = 0 \ V; \ T_{amb} = 25 \ ^{\circ}C; \ t_r = t_f = 2.5 \ ns.$ 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>PHL</sub> ,	propagation delay	$C_L = 15 \text{ pF}; V_{CC} = 3.3 \text{ V}$				
t <sub>PLH</sub>	CP to Q0		-	12	-	ns
	Qn to Q(n+1)		-	7	-	ns
t <sub>PHL</sub>	propagation delay	$C_L = 15 \text{ pF}; V_{CC} = 3.3 \text{ V}$				
	MR to Qn		-	16	-	ns
f <sub>max</sub>	maximum input clock frequency	$C_L = 15 \text{ pF}; V_{CC} = 3.3 \text{ V}$	-	100	-	MHz
C <sub>i</sub>	input capacitance		-	3.5	-	pF
$C_{PD}$	power dissipation capacitance	per gate; $V_I = GND$ to $V_{CC}$	[1] -	20	-	pF

<sup>[1]</sup>  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where:}$ 

 $f_i$  = input frequency in MHz;

 $f_o$  = output frequency in MHz;

 $C_L$  = output load capacitance in pF;

V<sub>CC</sub> = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$  = sum of outputs.


# 5. Ordering information


**Table 2: Ordering information** 


Type number	Package							
	Temperature range	Name	Description	Version				
74LV4020N	–40 °C to +125 °C	DIP16	plastic dual in-line package; 16 leads (300 mil)	SOT38-4				
74LV4020D	–40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1				
74LV4020DB	–40 °C to +125 °C	SSOP16	plastic shrink small outline package; 16 leads; body width 5.3 mm	SOT338-1				
74LV4020PW	–40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1				

14-stage binary ripple counter

# 6. Functional diagram








74LV4020\_1





# 7.1 Pinning



# 7.2 Pin description

Table 3: Pin description

Symbol	Pin	Description
Q11	1	parallel output 11
Q12	2	parallel output 12
Q13	3	parallel output 13
Q5	4	parallel output 5
Q4	5	parallel output 4
Q6	6	parallel output 6
Q3	7	parallel output 3
GND	8	ground (0 V)
Q0	9	parallel output 0
CP	10	clock input (HIGH-to-LOW, edge-triggered)
MR	11	master reset input (active HIGH)
Q8	12	parallel output 8
Q7	13	parallel output 7
Q9	14	parallel output 9
Q10	15	parallel output 10
$V_{CC}$	16	supply voltage

14-stage binary ripple counter

# 8. Functional description

### 8.1 Function table

Table 4: Function table [1]

Input CP	Output	
CP	MR	Q0, Q3 to Q13
$\uparrow$	L	no change
$\downarrow$	L	count
X	Н	L

[1] H = HIGH voltage level;


L = LOW voltage level;

X = don't care;

↑ = LOW-to-HIGH clock transition;

 $\downarrow$  = HIGH-to-LOW clock transition.

## 8.1.1 Timing diagram



14-stage binary ripple counter

# 9. Limiting values

Table 5: Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
$V_{CC}$	supply voltage			-0.5	+7	V
I <sub>IK</sub>	input clamping current	$V_{I} < -0.5 \text{ V or } V_{I} > V_{CC} + 0.5 \text{ V}$		-	±20	mA
I <sub>OK</sub>	output clamping current	$V_O < -0.5 \text{ V or} $ $V_O > V_{CC} + 0.5 \text{ V} $		-	±50	mA
I <sub>O</sub>	output current	$V_{O} = -0.5 \text{ V to } V_{CC} + 0.5 \text{ V}$		-	±25	mA
I <sub>CC</sub>	quiescent supply current			-	50	mΑ
$I_{GND}$	ground current			-	-50	mΑ
T <sub>stg</sub>	storage temperature			-65	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40  ^{\circ}\text{C} \text{ to } +125  ^{\circ}\text{C}$				
	DIP16 package		<u>[1]</u>	-	750	mW
	SO16 package		[2]	-	500	mW
	SSOP16 and TSSOP16 packages		[3]	-	400	mW

<sup>[1]</sup> Above  $T_{amb} = 70 \,^{\circ}\text{C}$ :  $P_{tot}$  derates linearly with 12 mW/K.

# 10. Recommended operating conditions

Table 6: Recommended operating conditions

Symbol	Parameter	Conditions	N	Min	Тур	Max	Unit
$V_{CC}$	supply voltage		[1] 1	1.0	3.3	5.5	V
VI	input voltage		C	)	-	$V_{CC}$	V
Vo	output voltage		C	)	-	$V_{CC}$	V
T <sub>amb</sub>	ambient temperature		_	-40	-	+125	°C
$\Delta t/\Delta V$	•	$V_{CC}$ = 1.0 V to 2.0 V	-		-	500	ns/V
	fall rate	$V_{CC} = 2.0 \text{ V to } 2.7 \text{ V}$	-		-	200	ns/V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	-		-	100	ns/V
		V <sub>CC</sub> = 3.6 V to 5.5 V	-		-	50	ns/V

<sup>[1]</sup> The static characteristics are guaranteed from  $V_{CC}$  = 1.2 V to  $V_{CC}$  = 5.5 V, but LV devices are guaranteed to function down to  $V_{CC}$  = 1.0 V (with input levels GND or  $V_{CC}$ ).

74LV4020\_

<sup>[2]</sup> Above  $T_{amb} = 70 \,^{\circ}\text{C}$ :  $P_{tot}$  derates linearly with 8 mW/K.

<sup>[3]</sup> Above  $T_{amb} = 60$  °C:  $P_{tot}$  derates linearly with 5.5 mW/K.



# 11. Static characteristics

**Table 7: Static characteristics** 

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T <sub>amb</sub> = -	40 °C to +85 °C [1]					
V <sub>IH</sub>	HIGH-state input voltage	V <sub>CC</sub> = 1.2 V	0.9	-	-	V
		V <sub>CC</sub> = 2.0 V	1.4	-	-	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	2.0	-	-	V
		V <sub>CC</sub> = 4.5 V to 5.5 V	$0.7 \times V_{CC}$	; -	-	V
/ <sub>IL</sub>	LOW-state input voltage	V <sub>CC</sub> = 1.2 V	-	-	0.3	V
		V <sub>CC</sub> = 2.0 V	-	-	0.6	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	-	-	8.0	V
		V <sub>CC</sub> = 4.5 V to 5.5 V	-	-	$0.3 \times V_{CC}$	V
′он	HIGH-state output voltage	$V_I = V_{IH}$ or $V_{IL}$				
		$I_{O} = -100 \mu A; V_{CC} = 1.2 V$	-	1.2	-	V
		$I_{O} = -100 \mu A; V_{CC} = 2.0 V$	1.8	2.0	-	V
		$I_{O} = -100 \mu A; V_{CC} = 2.7 V$	2.5	2.7	-	V
		$I_{O} = -100 \mu\text{A};  V_{CC} = 3.0 \text{V}$	2.8	3.0	-	V
		$I_{O} = -100 \mu A; V_{CC} = 4.5 V$	4.3	4.5	-	V
		$I_{O} = -6 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.40	2.82	-	V
		$I_{O} = -12 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.60	4.20	-	V
OL.	LOW-state output voltage	$V_I = V_{IH}$ or $V_{IL}$				
		$I_O = 100 \mu\text{A};  V_{CC} = 1.2 \text{V}$	-	0	-	V
		$I_{O} = 100 \mu\text{A};  V_{CC} = 2.0 \text{V}$	-	0	0.2	V
		$I_{O} = 100 \mu\text{A};  V_{CC} = 2.7 \text{V}$	-	0	0.2	V
		$I_{O} = 100 \mu\text{A};  V_{CC} = 3.0 \text{V}$	-	0	0.2	V
		$I_O = 100 \mu\text{A};  V_{CC} = 4.5 \text{V}$	-	0	0.2	V
		I <sub>O</sub> = 6 mA; V <sub>CC</sub> = 3.0 V	-	0.25	0.40	V
		I <sub>O</sub> = 12 mA; V <sub>CC</sub> = 4.5 V	-	0.35	0.55	V
_l	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$	-	-	1.0	μΑ
CC	quiescent supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	20.0	μΑ
l <sub>CC</sub>	additional quiescent supply current	per input; $V_I = V_{CC} - 0.6 \text{ V}$ ; $V_{CC} = 2.7 \text{ V}$ to 3.6 V	-	-	500	μΑ
;	input capacitance		-	3.5	-	pF
amb = -	40 °C to +125 °C					
'IH	HIGH-state input voltage	V <sub>CC</sub> = 1.2 V	0.9	-	-	V
		V <sub>CC</sub> = 2.0 V	1.4	-	-	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	2.0	-	-	V
		V <sub>CC</sub> = 4.5 V to 5.5 V	$0.7 \times V_{CC}$		-	V

74LV4020\_



 Table 7:
 Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{IL}$	LOW-state input voltage	V <sub>CC</sub> = 1.2 V	-	-	0.3	V
		V <sub>CC</sub> = 2.0 V	-	-	0.6	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	-	-	8.0	V
		V <sub>CC</sub> = 4.5 V to 5.5 V	-	-	$0.3 \times V_{CC}$	V
V <sub>OH</sub>	HIGH-state output voltage	$V_I = V_{IH}$ or $V_{IL}$				
		$I_{O} = -100 \mu\text{A};  V_{CC} = 1.2 \text{V}$	-	-	-	V
		$I_{O} = -100 \mu\text{A};  V_{CC} = 2.0 \text{V}$	1.8	-	-	V
		$I_O = -100 \mu A; V_{CC} = 2.7 V$	2.5	-	-	V
		$I_{O} = -100 \mu A; V_{CC} = 3.0 V$	2.8	-	-	V
		$I_{O} = -100 \mu A; V_{CC} = 4.5 V$	4.3	-	-	V
		$I_{O} = -6 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.20	-	-	V
		$I_{O} = -12 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.50	-	-	V
√oL	LOW-state output voltage	$V_I = V_{IH}$ or $V_{IL}$				
		$I_O = 100 \mu A; V_{CC} = 1.2 V$	-	-	-	V
		$I_O = 100 \mu\text{A};  V_{CC} = 2.0 \text{V}$	-	-	0.2	V
		$I_O = 100 \mu A; V_{CC} = 2.7 V$	-	-	0.2	V
		$I_O = 100 \mu\text{A};  V_{CC} = 3.0 \text{V}$	-	-	0.2	V
		$I_{O} = 100 \mu\text{A};  V_{CC} = 4.5 \text{V}$	-	-	0.2	V
		$I_{O} = 6 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.50	V
		$I_{O}$ = 12 mA; $V_{CC}$ = 4.5 V	-	-	0.65	V
LI	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$	-	-	1.0	μΑ
СС	quiescent supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	160	μΑ
7l <sup>CC</sup>	additional quiescent supply current	per input; $V_I = V_{CC} - 0.6 \text{ V}$ ; $V_{CC} = 2.7 \text{ V}$ to 3.6 V	-	-	850	μΑ

<sup>[1]</sup> All typical values are measured at  $T_{amb}$  = 25 °C.



# 12. Dynamic characteristics

Table 8: Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); C<sub>L</sub> = 50 pF; for test circuit see Figure 9.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T <sub>amb</sub> = -	40 °C to +85 °C [1]					
t <sub>PHL</sub> ,	propagation delay					
t <sub>PLH</sub>	CP to Q0	see <u>Figure 7</u>				
		V <sub>CC</sub> = 1.2 V	-	60	-	ns
		V <sub>CC</sub> = 2.0 V	-	27	43	ns
		V <sub>CC</sub> = 2.7 V	-	19	31	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	-	16	26	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V	-	11	17	ns
		$V_{CC} = 3.3 \text{ V}; C_L = 15 \text{ pF}$	-	12	-	ns
	Qn to Q(n+1)	see <u>Figure 7</u>				
		V <sub>CC</sub> = 1.2 V	-	40	-	ns
		V <sub>CC</sub> = 2.0 V	-	18	29	ns
		V <sub>CC</sub> = 2.7 V	-	13	21	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	-	11	18	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	-	7	12	ns
		$V_{CC} = 3.3 \text{ V}; C_L = 15 \text{ pF}$	-	7	-	ns
t <sub>PHL</sub>	propagation delay					
	MR to Qn	see Figure 8				
		V <sub>CC</sub> = 1.2 V	-	55	-	ns
		V <sub>CC</sub> = 2.0 V	-	27	44	ns
		V <sub>CC</sub> = 2.7 V	-	19	31	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	-	16	26	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	-	11	17	ns
		$V_{CC} = 3.3 \text{ V}; C_L = 15 \text{ pF}$	-	16	-	ns
$t_{VV}$	pulse width					
	CP (HIGH and LOW)	see Figure 7				
		V <sub>CC</sub> = 2.0 V	35	7	-	ns
		$V_{CC} = 2.7 \text{ V}$	25	5	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	20	4	-	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	15	3	-	ns
	MR (HIGH)	see <u>Figure 8</u>				
		V <sub>CC</sub> = 2.0 V	35	11	-	ns
		V <sub>CC</sub> = 2.7 V	25	9	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	20	8	-	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V	15	7	-	ns

74LV4020\_1





Voltages are referenced to GND (ground = 0 V);  $C_L = 50 \text{ pF}$ ; for test circuit see Figure 9.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>rec</sub>	recovery time					
	MR to CP	see Figure 8				
		V <sub>CC</sub> = 1.2 V	-	10	-	ns
		V <sub>CC</sub> = 2.0 V	22	5	-	ns
		V <sub>CC</sub> = 2.7 V	16	4	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	13	3	-	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V	10	2	-	ns
f <sub>max</sub>	maximum input clock frequency	see Figure 7				
		V <sub>CC</sub> = 2.0 V	14	60	-	MHz
		V <sub>CC</sub> = 2.7 V	19	76	-	MHz
		V <sub>CC</sub> = 3.0 V to 3.6 V	24	94	-	MHz
		V <sub>CC</sub> = 4.5 V to 5.5 V	36	112	-	MHz
		V <sub>CC</sub> = 3.3 V; C <sub>L</sub> = 15 pF	-	100	-	MHz
C <sub>PD</sub>	power dissipation capacitance	per gate; $V_I = GND$ to $V_{CC}$	2] _	20	-	pF
T <sub>amb</sub> = -	40 °C to +125 °C					
PHL,	propagation delay					
PLH	CP to Q0	see Figure 7				
		V <sub>CC</sub> = 1.2 V	-	-	-	ns
		V <sub>CC</sub> = 2.0 V	-	-	54	ns
		V <sub>CC</sub> = 2.7 V	-	-	38	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	-	-	32	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V	-	-	22	ns
	Qn to Q(n+1)	see Figure 7				
		V <sub>CC</sub> = 1.2 V	-	-	-	ns
		V <sub>CC</sub> = 2.0 V	-	-	37	ns
		V <sub>CC</sub> = 2.7 V	-	-	26	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	-	-	22	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V	-	-	15	ns
PHL	propagation delay					
	MR to Qn	see Figure 8				
		V <sub>CC</sub> = 1.2 V	-	-	-	ns
		V <sub>CC</sub> = 2.0 V	-	-	55	ns
		V <sub>CC</sub> = 2.7 V	-	-	39	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	-	-	32	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V	-	-	22	ns



 Table 8:
 Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V);  $C_L = 50 \text{ pF}$ ; for test circuit see Figure 9.

	,,,	/· <u>-</u>				
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$t_{VV}$	pulse width					
	CP (HIGH and LOW)	see Figure 7				
		V <sub>CC</sub> = 2.0 V	41	-	-	ns
		V <sub>CC</sub> = 2.7 V	30	-	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	24	-	-	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V	18	-	-	ns
	MR (HIGH)	see Figure 8				
		V <sub>CC</sub> = 2.0 V	41	-	-	ns
		V <sub>CC</sub> = 2.7 V	30	-	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	24	-	-	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V	18	-	-	ns
t <sub>rec</sub>	recovery time					
	MR to CP	see Figure 8				
		V <sub>CC</sub> = 1.2 V	-	-	-	ns
		V <sub>CC</sub> = 2.0 V	26	-	-	ns
		V <sub>CC</sub> = 2.7 V	19	-	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	15	-	-	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V	12	-	-	ns
f <sub>max</sub>	maximum input clock frequency	see Figure 7				
		V <sub>CC</sub> = 2.0 V	12	-	-	MHz
		V <sub>CC</sub> = 2.7 V	16	-	-	MHz
		V <sub>CC</sub> = 3.0 V to 3.6 V	20	-	-	MHz
		V <sub>CC</sub> = 4.5 V to 5.5 V	30	-	-	MHz

<sup>[1]</sup> Typical values are measured at nominal  $V_{CC}$  and  $T_{amb}$  = 25  $^{\circ}C$ .

 $P_D = C_{PD} \times V_{CC}{}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}{}^2 \times f_o) \text{ where:}$ 

 $f_i$  = input frequency in MHz;

f<sub>o</sub> = output frequency in MHz;

C<sub>L</sub> = output load capacitance in pF;

V<sub>CC</sub> = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}{}^2 \times f_o)$  = sum of the outputs.

<sup>[2]</sup>  $\,$   $\,$   $\,$   $\,$   $\,$   $\,$   $\,$   $\,$  C<sub>PD</sub> is used to determine the dynamic power dissipation (P<sub>D</sub> in  $\mu$ W).

14-stage binary ripple counter

# 13. Waveforms






Fig 7. Propagation delay clock ( $\overline{CP}$ ) to output (Qn), clock pulse width and maximum clock frequency



14-stage binary ripple counter



Test data is given in Table 9.

Definitions for test circuit:

 $R_L$  = Load resistor.

 $C_L$  = Load capacitance including jig and probe capacitance.

 $R_T$  = Termination resistance should be equal to output impedance  $Z_o$  of the pulse generator.

Fig 9. Load circuitry for switching times

Table 9: Test data


Supply voltage	Input		Load	ad	
V <sub>CC</sub>	Vı	t <sub>r</sub> , t <sub>f</sub>	CL	R <sub>L</sub>	
1.2 V	V <sub>CC</sub>	≤ 2.5 ns	50 pF	1 kΩ	$t_{PHL}, t_{PLH}$
2.0 V	$V_{CC}$	≤ 2.5 ns	50 pF	1 kΩ	$t_{PHL},t_{PLH}$
2.7 V	2.7 V	≤ 2.5 ns	50 pF	1 kΩ	$t_{PHL},t_{PLH}$
3.0 V to 3.6 V	2.7 V	≤ 2.5 ns	50 pF, 15 pF	1 kΩ	t <sub>PHL</sub> , t <sub>PLH</sub>
4.5 V to 5.5 V	V <sub>CC</sub>	≤ 2.5 ns	50 pF	1 kΩ	t <sub>PHL</sub> , t <sub>PLH</sub>



# 14. Package outline

# DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4



UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	b <sub>2</sub>	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e <sub>1</sub>	L	ME	Мн	w	Z <sup>(1)</sup> max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	1.25 0.85	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	0.76
inches	0.17	0.02	0.13	0.068 0.051	0.021 0.015	0.049 0.033	0.014 0.009	0.77 0.73	0.26 0.24	0.1	0.3	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.03

**Product data sheet** 


1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE	
SOT38-4					<del>95-01-14</del> 03-02-13	

Rev. 01 — 29 November 2005

Fig 10. Package outline SOT38-1 (DIP16)

15 of 20



## DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	ø	v	w	у	Z <sup>(1)</sup>	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075	0.39 0.38	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016		0.01	0.01	0.004	0.028 0.012	0°

### Note


**Product data sheet** 

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

	REFER	EUROPEAN	ISSUE DATE		
IEC	JEDEC	JEITA		PROJECTION	1330E DATE
076E07	MS-012				<del>99-12-27</del> 03-02-19
		IEC JEDEC		IEC JEDEC JEITA	IEC JEDEC JEITA PROJECTION


Fig 11. Package outline SOT109-1 (SO16)

74LV4020\_1 © Koninklijke Philips Electronics N.V. 2005. All rights reserved. Rev. 01 — 29 November 2005



SOT338-1

16 of 20



JIIVIL 140	nervoiono (min are the original annersions)																	
UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.00 0.55	8° 0°

### Note

**Product data sheet** 

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER		EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		ISSUE DATE		
SOT338-1		MO-150				<del>99-12-27</del> 03-02-19	


Fig 12. Package outline SOT338-1 (SSOP16)

74LV4020\_1 © Koninklijke Philips Electronics N.V. 2005. All rights reserved. Rev. 01 — 29 November 2005

## TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1

17 of 20



_							-,												
	UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	z <sup>(1)</sup>	θ
	mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

### Notes

**Product data sheet** 

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT403-1		MO-153				<del>99-12-27</del> 03-02-18

Fig 13. Package outline SOT403-1 (TSSOP16)

74LV4020\_1 © Koninklijke Philips Electronics N.V. 2005. All rights reserved. Rev. 01 — 29 November 2005



14-stage binary ripple counter

# 15. Abbreviations

## Table 10: Abbreviations

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
TTL	Transistor Transistor Logic
НВМ	Human Body Model
ESD	ElectroStatic Discharge
MM	Machine Model

# 16. Revision history

# Table 11: Revision history

Document ID	Release date	Data sheet status	Change notice	Doc. number	Supersedes
74LV4020_1	20051129	Product data sheet	-	-	-

### 14-stage binary ripple counter



Level	Data sheet status [1]	Product status [2] [3]	Definition
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

- [1] Please consult the most recently issued data sheet before initiating or completing a design.
- [2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- [3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

# 18. Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

### 19. Disclaimers

**Life support** — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors

customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

### 20. Trademarks

**Notice** — All referenced brands, product names, service names and trademarks are the property of their respective owners.

### 21. Contact information

For additional information, please visit: http://www.semiconductors.philips.com
For sales office addresses, send an email to: sales.addresses@www.semiconductors.philips.com

74LV4020\_1

# 14-stage binary ripple counter

# 22. Contents

1	General description
2	Features
3	Applications
4	Quick reference data
5	Ordering information
6	Functional diagram 3
7	Pinning information 4
7.1	Pinning
7.2	Pin description 4
8	Functional description 5
8.1	Function table
8.1.1	Timing diagram 5
9	Limiting values 6
10	Recommended operating conditions 6
11	Static characteristics 7
12	Dynamic characteristics 9
13	Waveforms
14	Package outline
15	Abbreviations
16	Revision history
17	Data sheet status
18	Definitions
19	Disclaimers
20	Trademarks
21	Contact information



### © Koninklijke Philips Electronics N.V. 2005

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Date of release: 29 November 2005 Document number: 74LV4020\_1

**Published in The Netherlands**