## 1. General description

The PCA9549 provides eight bits of high speed TTL-compatible bus switching controlled by the $\mathrm{I}^{2} \mathrm{C}$-bus. The low ON-state resistance of the switch allows connections to be made with minimal propagation delay. Any individual $A$ to $B$ channel or combination of channels can be selected via the $I^{2} \mathrm{C}$-bus, determined by the contents of the programmable Control register. When the $\mathrm{I}^{2} \mathrm{C}$-bus bit is HIGH (logic 1), the switch is on and data can flow from Port A to Port B, or vice versa. When the $\mathrm{I}^{2} \mathrm{C}$-bus bit is LOW (logic 0 ), the switch is open, creating a high-impedance state between the two ports, which stops the data flow.

An active LOW reset input ( $\overline{\mathrm{RESET}}$ ) allows the PCA9549 to recover from a situation where the $\mathrm{I}^{2} \mathrm{C}$-bus is stuck in a LOW state. Pulling the $\overline{\mathrm{RESET}}$ pin LOW resets the $\mathrm{I}^{2} \mathrm{C}$-bus state machine and causes all the bits to be open, as does the internal power-on reset function.

Three address pins allow up to eight devices on the same bus.

## 2. Features

[^0]Octal bus switch with individually $\mathrm{I}^{2} \mathrm{C}$-bus controlled enables

## 3. Ordering information

Table 1. Ordering information

| Type number | Package |  |  |
| :--- | :--- | :--- | :--- | :--- |
|  | Name | Description | Version |
| PCA9549D | SO24 | plastic small outline package; 24 leads; <br> body width 7.5 mm | SOT137-1 |
| PCA9549PW | TSSOP24 | plastic thin shrink small outline package; 24 leads; <br> body width 4.4 mm | SOT355-1 |
| PCA9549BS | HVQFN24 | plastic thermal enhanced very thin quad flat package; <br> no leads; 24 terminals; body $4 \times 4 \times 0.85 \mathrm{~mm}$ | SOT616-1 |

### 3.1 Ordering options

Table 2. Ordering options

| Type number | Topside mark | Temperature range |
| :--- | :--- | :--- |
| PCA9549D | PCA9549D | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| PCA9549PW | PCA9549 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| PCA9549BS | 9549 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

## 4. Block diagram



## 5. Pinning information

### 5.1 Pinning



Fig 2. Pin configuration of SO24


Fig 3. Pin configuration of TSSOP24


Transparent top view

Fig 4. Pin configuration of HVQFN24 (transparent top view)

Octal bus switch with individually $\mathrm{I}^{2} \mathrm{C}$-bus controlled enables

### 5.2 Pin description

Table 3. Pin description

| Symbol | Pin |  | Description |
| :--- | :--- | :--- | :--- |
|  | SO24, TSSOP24 | HVQFN24 |  |
| AO | 1 | 22 | address input 0 |
| A1 | 2 | 23 | address input 1 |
| RESET | 3 | 24 | active LOW reset input |
| 1A | 4 | 1 | input |
| 1B | 5 | 2 | output |
| 2A | 6 | 3 | input |
| 2B | 7 | 4 | output |
| 3A | 8 | 5 | input |
| 3B | 9 | 6 | output |
| 4A | 10 | 7 | input |
| 4B | 11 | 8 | output |
| VS | 12 | $9[1]$ | supply ground |
| 5B | 13 | 10 | output |
| 5A | 14 | 11 | input |
| 6B | 15 | 12 | output |
| 6A | 16 | 13 | input |
| 7B | 17 | 14 | output |
| 7A | 18 | 15 | input |
| 8B | 19 | 16 | output |
| 8A | 20 | 17 | input |
| A2 | 21 | 18 | address input 2 |
| SCL | 22 | 19 | serial clock line |
| SDA | 23 | 20 | serial data line |
| VDD | 24 | 21 | supply voltage |
|  |  |  |  |

[1] HVQFN24 package die supply ground is connected to both the $\mathrm{V}_{\mathrm{SS}}$ pin and the exposed center pad. The $\mathrm{V}_{\mathrm{SS}}$ pin must be connected to supply ground for proper device operation. For enhanced thermal, electrical, and board-level performance, the exposed pad needs to be soldered to the board using a corresponding thermal pad on the board, and for proper heat conduction through the board thermal vias need to be incorporated in the PCB in the thermal pad region.

## 6. Functional description

### 6.1 Device addressing

Following a START condition, the bus master must output the address of the slave it is accessing. The address of the PCA9549 is shown in Figure 5. To conserve power, no internal pull-up resistors are incorporated on the hardware selectable address pins and they must be pulled HIGH or LOW.


Fig 5. Slave address
The last bit of the slave address defines the operation to be performed. When set to logic 1 a read is selected, while a logic 0 selects a write operation.

### 6.2 Control register

Following the successful acknowledgement of the slave address, the bus master will send a byte to the PCA9549, which will be stored in the Control register. If multiple bytes are received by the PCA9549, it will save the last byte received. This register can be written and read via the $\mathrm{I}^{2} \mathrm{C}$-bus.


Fig 6. Control register

### 6.2.1 Control register definition

One or several bits are selected by the contents of the Control register. This register is written after the PCA9549 has been addressed. The entire control byte is used to determine which bit is to be selected. When a bit is selected to close, the bit will close after the Acknowledge has been placed on the $\mathrm{I}^{2} \mathrm{C}$-bus.

Table 4. Control register
Write $=$ channel selection; read $=$ channel status .

| B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 | Command |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  | 0 | bit 1 disabled |
| X | X | X | X | X | X | $x$ | 1 | bit 1 enabled |
|  |  |  |  |  |  | 0 |  | bit 2 disabled |
| X | X | X | X | X | X | 1 | X | bit 2 enabled |
| X | X | X | X | X | 0 |  |  | bit 3 disabled |
| x | x | X | X | X | 1 | X |  | bit 3 enabled |
|  |  |  |  | 0 |  |  |  | bit 4 disabled |
|  |  |  |  | 1 |  |  |  | bit 4 enabled |
| X | x | x | 0 | x | X | X | X | bit 5 disabled |
|  |  |  | 1 |  |  |  |  | bit 5 enabled |
| X | x | 0 | x | x |  |  |  | bit 6 disabled |
|  |  | 1 |  |  |  |  |  | bit 6 enabled |
| x | 0 | X | X | X |  |  |  | bit 7 disabled |
| X | 1 | X | X | X | X | X | X | bit 7 enabled |
| 0 | X | X | X | X | X | X | X | bit 8 disabled |
| 1 |  |  |  |  |  |  |  | bit 8 enabled |

[1] Several bits can be enabled at the same time. For example, $B 7=0, B 6=1, B 5=0, B 4=0, B 3=1, B 2=1$, $B 1=0, B 0=0$, means that bit 8 , bit 6 , bit 5 , bit 2 , and bit 1 are disabled and bit 7 , bit 4 , and bit 3 are enabled

### 6.3 RESET input

The $\overline{\text { RESET }}$ input is an active LOW signal which may be used to recover from a bus fault condition. By asserting this signal LOW for a minimum of $\mathrm{t}_{\mathrm{w}(\mathrm{rst}) \mathrm{L}}$, the PCA9549 will reset its registers and $\mathrm{I}^{2} \mathrm{C}$-bus state machine and will open all bits. The RESET input must be connected to $\mathrm{V}_{\mathrm{DD}}$ through a pull-up resistor.

### 6.4 Power-on reset

When power is applied to $\mathrm{V}_{\mathrm{DD}}$, an internal Power-On Reset (POR) holds the PCA9549 in a reset state until $\mathrm{V}_{\mathrm{DD}}$ has reached $\mathrm{V}_{\text {POR }}$. At this point, the reset condition is released and the PCA9549 registers and $\mathrm{I}^{2} \mathrm{C}$-bus state machine are initialized to their default states, all zeroes causing all the bits to be open (high-impedance state).

### 6.5 CBT characteristic over $\mathrm{V}_{\mathrm{DD}}$ range

The bus switch is optimized at 5.0 V but can operate over the entire supply range with lower $\mathrm{V}_{\mathrm{o}(\mathrm{sw})}$ voltage and higher gate resistance.

(1) maximum.
(2) typical.
(3) minimum.

Fig 7. $\quad \mathrm{V}_{\mathrm{o}(\mathrm{sw})}$ voltage versus $\mathrm{V}_{\mathrm{DD}}$
Figure 7 shows the voltage characteristics of the pass gate transistors (note that the PCA9549 is only tested at the points specified in Section 9 "Static characteristics"). In order for the PCA9549 to act as a voltage translator, the $\mathrm{V}_{\mathrm{o}(\mathrm{sw})}$ voltage should be equal to, or lower than the lowest bus voltage. For example, if the main bus was running at 5 V , and the downstream buses were 3.3 V and 2.7 V , then $\mathrm{V}_{\mathrm{o}}(\mathrm{sw})$ should be equal to or below 2.7 V to effectively clamp the downstream bus voltages. Looking at Figure 7, we see that $\mathrm{V}_{\mathrm{o}(\mathrm{sw})}$ (maximum) will be at 2.7 V when the PCA9549 supply voltage is 3.5 V or lower so the PCA9549 supply voltage could be set to 3.3 V . Pull-up resistors can then be used to bring the bus voltages to their appropriate levels (see Figure 16).

## 7. Characteristics of the $\mathrm{I}^{2} \mathrm{C}$-bus

The $\mathrm{I}^{2} \mathrm{C}$-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor. Data transfer may be initiated only when the bus is not busy.

### 7.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals (see Figure 8).


Fig 8. Bit transfer

### 7.1.1 START and STOP conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P) (see Figure 9).


Fig 9. Definition of START and STOP conditions

### 7.2 System configuration

A device generating a message is a 'transmitter'; a device receiving is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves' (see Figure 10).


Fig 10. System configuration

### 7.3 Acknowledge

The number of data bytes transferred between the START and the STOP conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse.

A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse; set-up and hold times must be taken into account.

A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.


Fig 11. Acknowledgement on the $\mathrm{I}^{2} \mathrm{C}$-bus

## Octal bus switch with individually ${ }^{2} \mathrm{C}$-bus controlled enables

### 7.4 Bus transactions

Data is transmitted to the PCA9549 control register using the Write mode as shown in Figure 12.


Fig 12. Write control register
Data is read from the PCA9549 using the Read mode as shown in Figure 13.


Fig 13. Read control register

## 8. Limiting values

Table 5. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).[1]

| Symbol | Parameter | Conditions | Min | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{DD}}$ | supply voltage | -0.5 | +7.0 | V |  |
| $\mathrm{~V}_{\mathrm{I}}$ | input voltage | -0.5 | +7.0 | V |  |
| $\mathrm{I}_{\mathrm{I}}$ | input current | -20 | +20 | mA |  |
| $\mathrm{I}_{\mathrm{O}}$ | output current | -25 | +25 | mA |  |
| $\mathrm{I}_{\mathrm{DD}}$ | supply current | -100 | +100 | mA |  |
| $\mathrm{I}_{\mathrm{SS}}$ | ground supply current |  | -100 | +100 | mA |
| $\mathrm{P}_{\text {tot }}$ | total power dissipation |  | - | 400 | mW |
| $\mathrm{~T}_{\text {stg }}$ | storage temperature |  | -60 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {amb }}$ | ambient temperature | operating | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

[1] The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed $125^{\circ} \mathrm{C}$.

## 9. Static characteristics

Table 6. Static characteristics at $\mathrm{V}_{\mathrm{DD}}=2.3 \mathrm{~V}$ to 3.6 V $V_{S S}=0 \mathrm{~V}$; $T_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; unless otherwise specified. See Table 7 on page 12 for $V_{D D}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}[1]$.

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply |  |  |  |  |  |  |
| $V_{\text {D }}$ | supply voltage |  | 2.3 | - | 3.6 | V |
| $l_{\text {DD }}$ | supply current | Operating mode; $\mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}$; no load; $V_{I}=V_{D D}$ or $V_{S S} ; f_{S C L}=100 \mathrm{kHz}$ | - | 20 | 50 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\text {stb }}$ | standby current | Standby mode; $\mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}$; no load; $V_{I}=V_{D D}$ or $V_{S S}$ | - | 0.1 | 1 | $\mu \mathrm{A}$ |
| $V_{\text {POR }}$ | power-on reset voltage | no load; $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{S S}$ | [2] - | 1.6 | 2.1 | V |
| Input SCL; input/output SDA |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | LOW-level input voltage |  | -0.5 | - | $+0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | 6 | V |
| $\mathrm{l}_{\mathrm{OL}}$ | LOW-level output current | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 3 | - | - | mA |
|  |  | $\mathrm{V}_{\mathrm{OL}}=0.6 \mathrm{~V}$ | 6 | - | - | mA |
| L | leakage current | $V_{\text {I }}=V_{\text {DD }}$ or $V_{S S}$ | -1 | - | +1 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{i}$ | input capacitance | $\mathrm{V}_{1}=\mathrm{V}_{\text {SS }}$ | - | 6 | 21 | pF |
| Select inputs A0 to A2, $\overline{\text { RESET }}$ |  |  |  |  |  |  |
| $V_{\text {IL }}$ | LOW-level input voltage |  | -0.5 | - | $+0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | $V_{D D}+0.5$ | V |
| $\mathrm{ILI}^{\text {L }}$ | input leakage current | pin at $V_{\text {DD }}$ or $V_{S S}$ | -1 | - | +1 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{i}$ | input capacitance | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {SS }}$ | - | 2 | 5 | pF |
| Pass gate |  |  |  |  |  |  |
| $\mathrm{R}_{\text {on }}$ | ON-state resistance | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V} \text { to } 3.6 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V} ; \\ & \mathrm{I}_{\mathrm{O}}=15 \mathrm{~mA} \end{aligned}$ | - | 7 | 12 | $\Omega$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=2.3 \mathrm{~V} \text { to } 2.7 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V} ; \\ & \mathrm{I}_{\mathrm{O}}=10 \mathrm{~mA} \end{aligned}$ | - | 8 | 15 | $\Omega$ |
| $\mathrm{V}_{\text {o(sw) }}$ | switch output voltage | $\mathrm{V}_{\mathrm{i}(\mathrm{sw})}=\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} ; \mathrm{I}_{\mathrm{o}(\mathrm{sw})}=-100 \mu \mathrm{~A}$ | - | 1.9 | - | V |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{i}(\mathrm{sw})}=\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V} \text { to } 3.6 \mathrm{~V} ; \\ & \mathrm{I}_{\mathrm{O}(\mathrm{sw})}=-100 \mu \mathrm{~A} \end{aligned}$ | 1.6 | - | 2.8 | V |
|  |  | $\mathrm{V}_{\mathrm{i}(\mathrm{sw})}=\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{O}(\mathrm{sw})}=-100 \mu \mathrm{~A}$ | - | 1.5 | - | V |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{i}(\mathrm{sw})}=\mathrm{V}_{\mathrm{DD}}=2.3 \mathrm{~V} \text { to } 2.7 \mathrm{~V} ; \\ & \mathrm{I}_{\mathrm{O}(\mathrm{sw})}=-100 \mu \mathrm{~A} \end{aligned}$ | 1.0 | - | 2.0 | V |
| $\mathrm{I}_{\mathrm{L}}$ | leakage current | $V_{I}=V_{\text {DD }}$ or $V_{S S}$ | -1 | - | +1 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {io }}$ | input/output capacitance | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {SS }}$ | - | 3 | 5 | pF |

[1] For operation between published voltage ranges, refer to the worst-case parameters in both ranges.
[2] $V_{D D}$ must be lowered to 0.2 V in order to reset part.

Octal bus switch with individually $\mathrm{I}^{2} \mathrm{C}$-bus controlled enables

Table 7. Static characteristics at $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V
$V_{S S}=0 \mathrm{~V} ; T_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; unless otherwise specified. See Table 6 on page 11 for $V_{D D}=2.3 \mathrm{~V}$ to $3.6 \mathrm{~V} \underline{[1]}$.

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply |  |  |  |  |  |  |
| $V_{\text {DD }}$ | supply voltage |  | 4.5 | - | 5.5 | V |
| $l_{\text {D }}$ | supply current | Operating mode; $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$; no load; $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{SS}}$; $\mathrm{f}_{\mathrm{SCL}}=100 \mathrm{kHz}$ | - | 65 | 100 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\text {stb }}$ | standby current | Standby mode; $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$; no load; $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{SS}}$ | - | 0.6 | 2 | $\mu \mathrm{A}$ |
| $V_{\text {POR }}$ | power-on reset voltage | no load; $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{S S}$ | [2] - | 1.7 | 2.1 | V |
| Input SCL; input/output SDA |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | LOW-level input voltage |  | -0.5 | - | $+0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | 6 | V |
| loL | LOW-level output current | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 3 | - | - | mA |
|  |  | $\mathrm{V}_{\mathrm{OL}}=0.6 \mathrm{~V}$ | 6 | - | - | mA |
| $I_{\text {IL }}$ | LOW-level input current | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {SS }}$ | 1 | - | 1 | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {H }}$ | HIGH-level input current | $V_{1}=V_{S S}$ | 1 | - | 1 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{i}$ | input capacitance | $V_{1}=V_{S S}$ | - | 6 | 21 | pF |
| Select inputs A0 to A2, RESET |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | LOW-level input voltage |  | -0.5 | - | $+0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | $V_{D D}+0.5$ | V |
| ILI | input leakage current | pin at $V_{\text {DD }}$ or $V_{S S}$ | -1 | - | +50 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{i}$ | input capacitance | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {SS }}$ | - | 2 | 5 | pF |
| Pass gate |  |  |  |  |  |  |
| $\mathrm{R}_{\text {on }}$ | ON-state resistance | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V} ; \\ & \mathrm{I}_{\mathrm{O}}=15 \mathrm{~mA} \end{aligned}$ | - | 5 | 8 | $\Omega$ |
| $\mathrm{V}_{\text {o(sw) }}$ | switch output voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{i}(\mathrm{sw})}=\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} ; \\ & \mathrm{I}_{\mathrm{o}(\mathrm{sw})}=-100 \mu \mathrm{~A} \end{aligned}$ | - | 3.6 | - | V |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{i}(\mathrm{sw})}=\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{O}(\mathrm{sw})}=-100 \mu \mathrm{~A} \end{aligned}$ | 2.6 | - | 4.5 | V |
| $\mathrm{I}_{\mathrm{L}}$ | leakage current | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{S S}$ | -10 | - | +10 | $\mu \mathrm{A}$ |
| $\mathrm{Cio}_{\text {io }}$ | input/output capacitance | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {SS }}$ | - | 3 | 5 | pF |

[1] For operation between published voltage ranges, refer to the worst-case parameters in both ranges.
[2] $V_{D D}$ must be lowered to 0.2 V in order to reset part.

Octal bus switch with individually $\mathrm{I}^{2} \mathrm{C}$-bus controlled enables

## 10. Dynamic characteristics

Table 8. Dynamic characteristics

| Symbol | Parameter | Conditions |  | Standard-mode $\mathbf{I}^{2} \mathrm{C}$-bus |  | Fast-mode ${ }^{2} \mathrm{C}$-bus |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max |  |
| $t_{\text {PD }}$ | propagation delay | A to B; $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}$ |  | - | 0.25[1] | - | 0.25[1] | ns |
| $\mathrm{f}_{\mathrm{SCL}}$ | SCL clock frequency |  |  | 0 | 100 | 0 | 400 | kHz |
| $\mathrm{t}_{\text {BUF }}$ | bus free time between a STOP and START condition |  |  | 4.7 | - | 1.3 | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HD } ; \text { STA }}$ | hold time (repeated) START condition |  | [2] | 4.0 | - | 0.6 | - | $\mu \mathrm{s}$ |
| tow | LOW period of the SCL clock |  |  | 4.7 | - | 1.3 | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HIGH }}$ | HIGH period of the SCL clock |  |  | 4.0 | - | 0.6 | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SU; }}$ STA | set-up time for a repeated START condition |  |  | 4.7 | - | 0.6 | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SU; }}$ STO | set-up time for STOP condition |  |  | 4.0 | - | 0.6 | - | $\mu \mathrm{s}$ |
| $t_{\text {thd } ; \text { DAT }}$ | data hold time |  |  | $0[3]$ | 3.45 | 0 [3] | 0.9 | $\mu \mathrm{s}$ |
| $\mathrm{tsu}_{\text {; DAT }}$ | data set-up time |  |  | 250 | - | 100 | - | ns |
| $\mathrm{tr}_{\mathrm{r}}$ | rise time of both SDA and SCL signals |  |  | - | 1000 | $20+0.1 C_{b} \underline{[4]}$ | 300 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | fall time of both SDA and SCL signals |  |  | - | 300 | $20+0.1 C_{b} \underline{[4]}$ | 300 | ns |
| $\mathrm{C}_{\mathrm{b}}$ | capacitive load for each bus line |  |  | - | 400 | - | 400 | pF |
| $t_{\text {SP }}$ | pulse width of spikes that must be suppressed by the input filter |  |  | - | 50 | - | 50 | ns |
| tvd; DAT | data valid time | HIGH-to-LOW |  | - | 1 | - | 1 | $\mu \mathrm{s}$ |
|  |  | LOW-to-HIGH |  | - | 0.6 | - | 0.6 | $\mu \mathrm{s}$ |
| tvd;ACK | data valid acknowledge time |  |  | - | 1 | - | 1 | $\mu \mathrm{s}$ |
| RESET |  |  |  |  |  |  |  |  |
| $t_{w(r s t) L}$ | LOW-level reset time |  |  | 4 | - | 4 | - | ns |
| $\mathrm{t}_{\text {st }}$ | reset time | SDA clear |  | 500 | - | 500 | - | ns |
| $\mathrm{t}_{\text {REC;STA }}$ | recovery time to START condition |  |  | 0 | - | 0 | - | ns |

[1] Pass gate propagation delay is calculated from the $6 \Omega$ typical $R_{\text {on }}$ and the 50 pF load capacitance.
[2] After this period, the first clock pulse is generated.
[3] A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the $\mathrm{V}_{\mathbb{1 H}(m i n)}$ of the SCL signal) in order to bridge the undefined region of the falling edge of SCL.
[4] $\mathrm{C}_{\mathrm{b}}=$ total capacitance of one bus line in pF .

Octal bus switch with individually $\mathrm{I}^{2} \mathrm{C}$-bus controlled enables


Fig 14. Definition of timing on the $\mathrm{I}^{2} \mathrm{C}$-bus


Fig 15. Definition of RESET timing

Octal bus switch with individually $\mathrm{I}^{2} \mathrm{C}$-bus controlled enables

## 11. Application information



Remark: B can also be input and A can also be output as shown in bit 8 .
Fig 16. Typical application


Fig 17. Custom multiplexer or demultiplexer application


Fig 18. 2 channel 4-to-1 multiplexer or demultiplexer

## 12. Test information


$C_{L}=$ load capacitance includes jig and probe capacitance.
$R_{L}=$ load resistance.
$\mathrm{R}_{\mathrm{T}}=$ termination resistance; should be equal to $\mathrm{Z}_{\mathrm{o}}$ of pulse generator.
Fig 19. Test circuit

Octal bus switch with individually ${ }^{2} \mathrm{C}$-bus controlled enables

## 13. Package outline



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

| UNIT | $\begin{gathered} \mathrm{A} \\ \max . \end{gathered}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{b}_{\mathrm{p}}$ | c | $\mathrm{D}^{(1)}$ | $E^{(1)}$ | e | $\mathrm{H}_{\mathrm{E}}$ | L | $\mathrm{L}_{\mathrm{p}}$ | Q | v | w | y | $\mathrm{z}^{(1)}$ | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 2.65 | $\begin{aligned} & 0.3 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & 2.45 \\ & 2.25 \end{aligned}$ | 0.25 | $\begin{aligned} & 0.49 \\ & 0.36 \end{aligned}$ | $\begin{aligned} & 0.32 \\ & 0.23 \end{aligned}$ | $\begin{aligned} & 15.6 \\ & 15 ? \end{aligned}$ | $\begin{aligned} & 7.6 \\ & 7.4 \end{aligned}$ | 1.27 | $\begin{aligned} & \hline 10.65 \\ & 10.00 \end{aligned}$ | 1.4 | $\begin{aligned} & 1.1 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & 1.1 \\ & 1.0 \end{aligned}$ | 0.25 | 0.25 | 0.1 | $\begin{aligned} & 0.9 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & 8^{\circ} \\ & 0^{\circ} \end{aligned}$ |
| inches | 0.1 | $\begin{aligned} & 0.012 \\ & 0.004 \end{aligned}$ | $\begin{aligned} & \hline 0.096 \\ & 0.089 \end{aligned}$ | 0.01 | $\begin{aligned} & \hline 0.019 \\ & 0.014 \end{aligned}$ | $\begin{aligned} & \hline 0.013 \\ & 0.009 \end{aligned}$ | $\begin{aligned} & \hline 0.61 \\ & 0.60 \end{aligned}$ | $\begin{aligned} & \hline 0.30 \\ & 0.29 \end{aligned}$ | 0.05 | $\begin{aligned} & \hline 0.419 \\ & 0.394 \end{aligned}$ | 0.055 | $\begin{aligned} & \hline 0.043 \\ & 0.016 \end{aligned}$ | $\begin{aligned} & \hline 0.043 \\ & 0.039 \end{aligned}$ | 0.01 | 0.01 | 0.004 | $\begin{aligned} & 0.035 \\ & 0.016 \end{aligned}$ |  |

Note

1. Plastic or metal protrusions of $0.15 \mathrm{~mm}(0.006 \mathrm{inch})$ maximum per side are not included.

| OUTLINE <br> VERSION | REFERENCES |  |  |  | EUROPEAN <br> PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | JEITA |  |  |  |
| SOT137-1 | $075 E 05$ | MS-013 |  |  | - |  |

Fig 20. SO24 package outline (SOT137-1)
PCA9549_

Octal bus switch with individually ${ }^{2} \mathrm{C}$-bus controlled enables

DIMENSIONS ( mm are the original dimensions)

| UNIT | $\mathbf{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{m a x}$. |  | $\mathbf{A}_{\mathbf{1}} \quad \mathbf{A}_{\mathbf{2}} \quad \mathbf{A}_{\mathbf{3}} \quad \mathbf{b}_{\mathbf{p}} \quad \mathbf{c}$

Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

| OUTLINE VERSION | REFERENCES |  |  | EUROPEAN PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | JEITA |  |  |
| SOT355-1 |  | MO-153 |  | - | $\begin{aligned} & -99-12-27 \\ & 03-02-19 \end{aligned}$ |

Fig 21. TSSOP24 package outline (SOT355-1)
PCA9549_2

Octal bus switch with individually $\mathrm{I}^{2} \mathrm{C}$-bus controlled enables

HVQFN24: plastic thermal enhanced very thin quad flat package; no leads;
24 terminals; body $4 \times 4 \times 0.85 \mathrm{~mm}$


Fig 22. HVQFN24 package outline (SOT616-1)
PCA9549_2

Octal bus switch with individually $\mathrm{I}^{2} \mathrm{C}$-bus controlled enables

## 14. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note AN10365 "Surface mount reflow soldering description".

### 14.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

### 14.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than $\sim 0.6 \mathrm{~mm}$ cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering


### 14.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

Octal bus switch with individually ${ }^{2}{ }^{2} \mathrm{C}$-bus controlled enables

### 14.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see Figure 23) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 9 and 10

Table 9. SnPb eutectic process (from J-STD-020C)

| Package thickness $(\mathrm{mm})$ | Package reflow temperature $\left({ }^{\circ} \mathrm{C}\right)$ |  |
| :--- | :--- | :--- |
|  | Volume $\left(\mathrm{mm}^{3}\right)$ |  |
|  | $<350$ | $\geq 350$ |
|  | 235 | 220 |
|  | 220 | 220 |

Table 10. Lead-free process (from J-STD-020C)

| Package thickness (mm) | Package reflow temperature $\left({ }^{\circ} \mathrm{C}\right)$ |  |  |
| :--- | :--- | :--- | :---: |
|  | Volume $\left(\mathbf{m m}^{\mathbf{3}}\right)$ |  |  |
|  | $<\mathbf{3 5 0}$ | $\mathbf{3 5 0}$ to $\mathbf{2 0 0 0}$ |  |
| $<1.6$ | 260 | 260 |  |
| $\mathbf{2 0 0 0}$ |  |  |  |
| 1.6 to 2.5 | 260 | 250 |  |
| $>2.5$ | 250 | 245 |  |

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 23.

Octal bus switch with individually $\mathrm{I}^{2} \mathrm{C}$-bus controlled enables


For further information on temperature profiles, refer to Application Note AN10365 "Surface mount reflow soldering description",

## 15. Abbreviations

Table 11. Abbreviations

| Acronym | Description |
| :--- | :--- |
| CBT | Cross Bar Technology |
| CDM | Charged-Device Model |
| DUT | Device Under Test |
| ESD | ElectroStatic Discharge |
| HBM | Human Body Model |
| IC-bus $_{\text {MM }}^{\text {Inter-Integrated Circuit bus }}$ |  |
| PCB | Machine Model |
| SMBus | Printed-Circuit Board |
| TTL | System Management Bus |

## 16. Revision history

Table 12. Revision history

| Document ID | Release date | Data sheet status | Change notice | Supersedes |
| :--- | :---: | :--- | :--- | :--- |
| PCA9549_2 | 20090713 | Product data sheet | - | PCA9549_1 |
| Modifications: | - The format of this data sheet has been redesigned to comply with the new identity |  |  |  |
|  | - guidelines of NXP Semiconductors. |  |  |  |

## 17. Legal information

### 17.1 Data sheet status

| Document status $\underline{[1][2]}$ | Product status $[3]$ | Definition |
| :--- | :--- | :--- |
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

[1] Please consult the most recently issued document before initiating or completing a design.
[2] The term 'short data sheet' is explained in section "Definitions".
[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

### 17.2 Definitions

Draft - The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet - A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### 17.3 Disclaimers

General - Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes - NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.
Suitability for use - NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental
damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications - Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values - Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.
Terms and conditions of sale - NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license - Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control - This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

### 17.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.
$I^{2} \mathrm{C}$-bus - logo is a trademark of NXP B.V.

## 18. Contact information

For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com

## 19. Contents

1 General description ..... 1
2 Features ..... 1
3 Ordering information ..... 2
3.1 Ordering options ..... 2
4 Block diagram ..... 2
5 Pinning information ..... 3
$5.1 \quad$ Pinning ..... 3
5.2 Pin description ..... 4
6 Functional description ..... 5
6.1 Device addressing ..... 5
6.2 Control register ..... 5
6.2.1 Control register definition .....  5
6.3 RESET input ..... 6
6.4 Power-on reset ..... 6
6.5 CBT characteristic over $V_{D D}$ range ..... 6
7 Characteristics of the $I^{2} \mathrm{C}$-bus. ..... 8
7.1 Bit transfer ..... 8
7.1.1 START and STOP conditions ..... 8
7.2 System configuration ..... 8
7.3 Acknowledge ..... 9
7.4 Bus transactions ..... 10
8 Limiting values ..... 10
9 Static characteristics. ..... 11
10 Dynamic characteristics ..... 13
11 Application information. ..... 15
12 Test information ..... 16
13 Package outline ..... 17
14 Soldering of SMD packages ..... 20
14.1 Introduction to soldering ..... 20
14.2 Wave and reflow soldering ..... 20
14.3 Wave soldering ..... 20
14.4 Reflow soldering ..... 21
15 Abbreviations ..... 22
16 Revision history ..... 23
17 Legal information ..... 24
17.1 Data sheet status ..... 24
17.2 Definitions ..... 24
17.3 Disclaimers ..... 24
17.4 Trademarks ..... 24
18 Contact information ..... 24
19 Contents ..... 25
founded by
PHILIPS

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

## © NXP B.V. 2009

All rights reserved.
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
Date of release: 13 July 2009
Document identifier: PCA9549_2


[^0]:    8-bit bus switch (CBT)

    - $5 \Omega$ switch connection between two ports
    - ${ }^{2}$ C-bus interface logic; compatible with SMBus standards
    - Active LOW RESET input
    - 3 address pins allowing up to 8 devices on the $\mathrm{I}^{2} \mathrm{C}$-bus
    - Bit selection via $\mathrm{I}^{2} \mathrm{C}$-bus, in any combination
    - Power-up with all bits deselected
    - Low $\mathrm{R}_{\text {on }}$ switches
    - No glitch on power-up
    - Supports hot insertion
    - Low standby current
    - Operating power supply voltage range of 2.3 V to 5.5 V
    - 5 V tolerant inputs
    - 0 Hz to 400 kHz clock frequency
    - ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per JESD22-A115 and 1000 V CDM per JESD22-C101
    ■ Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
    - Packages offered: SO24, TSSOP24, HVQFN24

