# **DAC1003D160**

Dual 10 bits DAC, up to 160 MHz, 2 x interpolation

Rev. 03 — 2 July 2012

**Product data sheet** 

## 1. General description

The DAC1003D160 is optimized to reduce architecture complexity and overall system cost. The Digital-to-Analog Converter (DAC) leads dynamic performance in multi-carrier support because of its direct IF conversion capabilities. With an internal sampling rate up to 160 MHz, the DAC1003D160 is an extremely competitive solution for broadband wireless systems transmitters, as well as a wide range of applications.

#### 2. Features

- Dual 10-bit resolution
- Spurious Free Dynamic Range (SFDR) = 80 dBc at 2.5 MHz
- Input data rate up to 80 MHz
- 2 × interpolation filter
- Output data rate up to 160 Mhz
- Single 3.3 V power supply
- Low noise capacitor free integrated Phase-Locked Loop (PLL)
- Low power dissipation
- HTQFP80 package
- Ambient temperature from -40 °C to +85 °C

## 3. Applications

- Broadband wireless systems
- Digital radio links
- Cellular base stations
- Instrumentation
- Cable modems
- Cable Modem Termination System (CMTS)/Data Over Cable Service Interface Specification (DOCSIS)




## 4. Ordering information

Table 1. Ordering information


Type number	Package	Package				
	Name	Description	Version			
DAC1003D160HW	HTQFP80	plastic thermal enhanced thin quad flat package; 80 leads; body $12 \times 12 \times 1$ mm; exposed die pad	SOT841-1			

## 5. Block diagram



## 6. Pinning information

#### 6.1 Pinning



## 6.2 Pin description

Table 2. Pin description

	accompan		
Symbol	Pin	Type <sup>[1]</sup>	Description
$V_{\text{CCA}}$	1	S	analog supply voltage
i.c.	2	I/O	internally connected; leave open
$V_{CCA}$	3	S	analog supply voltage
AGND	4	G	analog ground
CLK	5	I	clock input
CLKN	6	I	complementary clock input
AGND	7	G	analog ground
i.c.	8	0	internally connected; leave open
DGND	9	G	digital ground

Table 2. Pin description ...continued

Table 2.	riii descriptio	OIICOIIIIII	aca -
Symbol	Pin	Type <sup>[1]</sup>	Description
$V_{CCD}$	10	S	digital supply voltage
19	11	I	I data input bit 9 (Most Significant Bit (MSB))
18	12	I	I data input bit 8
17	13	I	I data input bit 7
16	14	I	I data input bit 6
15	15	I	I data input bit 5
14	16	I	I data input bit 4
DGND	17	G	digital ground
DEC	18	0	decoupling node
13	19	I	I data input bit 3
12	20	I	I data input bit 2
<b>I</b> 1	21	I	I data input bit 1
10	22	I	I data input bit 0 (Least Significant Bit (LSB))
n.c.	23	I	not connected
n.c.	23	I	not connected
DGND	25	G	digital ground
DEC	26	0	decoupling node
n.c.	27	I	not connected
n.c.	28	I	not connected
DGND	29	G	digital ground
DGND	30	G	digital ground
Q9	31	I	Q data input bit 9 (MSB)
Q8	32	I	Q data input bit 8
Q7	33	I	Q data input bit 7
Q6	34	I	Q data input bit 6
DGND	35	G	digital ground
DEC	36	0	decoupling node
Q5	37	I	Q data input bit 5
Q4	38	I	Q data input bit 4
Q3	39	I	Q data input bit 3
Q2	40	I	Q data input bit 2
Q1	41	I	Q data input bit 1
Q0	42	I	Q data input bit 0 (LSB)
DEC	43	0	decoupling node
DGND	44	G	digital ground
n.c.	45	I	not connected
n.c.	46	I	not connected
n.c.	47	I	not connected
n.c.	48	I	not connected
DGND	49	G	digital ground
DGND	50	G	digital ground

## Dual 10 bits DAC, up to 160 MHz, 2 x interpolation

Table 2. Pin description ...continued

14010 2.	i ili deserip		
Symbol	Pin	Type <sup>[1]</sup>	Description
$V_{CCD}$	51	S	digital supply voltage
DGND	52	G	digital ground
DGND	53	G	digital ground
DGND	54	G	digital ground
DGND	55	G	digital ground
DGND	56	G	digital ground
GAPD	57	I	internal band gap power disable input
GAPOUT	58	I/O	band gap output voltage
QVIRES	59	I	Q DAC biasing resistor
IVIRES	60	I	I DAC biasing resistor
$V_{CCA}$	61	S	analog supply voltage
AGND	62	G	analog ground
DEC	63	0	decoupling node
AGND	64	G	analog ground
$V_{CCA}$	65	S	analog supply voltage
AGND	66	G	analog ground
AGND	67	G	analog ground
QOUTN	68	0	complementary Q DAC output current
QOUT	69	0	Q DAC output current
AGND	70	G	analog ground
AGND	71	G	analog ground
IOUTN	72	0	complementary I DAC output current
IOUT	73	0	I DAC output current
AGND	74	G	analog ground
AGND	75	G	analog ground
$V_{CCA}$	76	S	analog supply voltage
AGND	77	G	analog ground
DEC	78	0	decoupling node
AGND	79	G	analog ground
$V_{CCA}$	80	S	analog supply voltage
-			

<sup>[1]</sup> Type description: S: Supply; G: Ground; I: Input; O: Output.

## 7. Functional description

The DAC1003D160 is a segmented architecture composed of a 7-bit thermometer sub-DAC and the remaining 3-bit in a binary weighted sub-DAC.

The device produces two complementary current outputs on both channels, respectively pins IOUT/IOUTN and QOUT/QOUTN which need to be connected via a load resistor to the ground.

Figure 3 shows the equivalent analog output circuit of one DAC, which consists of a parallel combination of PMOS current sources and associated switches for each segment.


The cascade source configuration enables the increase of the output impedance of the source and the improvement of the dynamic performance of the DAC by introducing less distortion.

Figure 4 shows the internal reference configuration. In this case the bias current is given by the output of the internal regulator connected to the inverting input of the internal operational amplifiers, while external resistors  $R_I$  and  $R_Q$  are connected respectively to pins IVIRES and QVIRES. Thus the output current of the two DACs is typically fixed to 20 mA with an appropriate choice of these resistors. This configuration is optimal for temperature drift compensation because the band gap can be matched with the voltage on the feedback resistors.

The relation between full-scale output current  $I_{O(fs)}$  and the  $R_{I}$  ( $R_{Q}$ ) is:

$$R_I = \frac{2048 \times V_{GAPOUT}}{82 \times I_{O(FS)}} \Omega$$

The output current can also be adjusted by imposing an external reference voltage to the inverting input pin GAPOUT and disabling the internal band gap with pin GAPD set to HIGH. At a voltage lower than 1.2 V the current can be set at values lower than 20 mA. The input references at pins IVIRES and QVIRES may also be driven by separate reference voltages to adjust independently the two DAC currents.



DAC1003D160\_3 © IDT 2012. All rights reserved.

## 8. Limiting values

Table 3. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CCD</sub>	digital supply voltage		[1] -0.3	+3.9	V
V <sub>CCA</sub>	analog supply voltage		[1] -0.3	+3.9	V
$\Delta V_{CC}$	supply voltage difference	between the analog and digital supply voltages	-150	+150	mV
V <sub>I</sub>	input voltage	pins Qn and In referenced to DGND	-0.3	V <sub>CCD</sub> + 0.3	V
		pins IVIRES, QVIRES, GAPD, CLK and CLKN referenced to AGND	-0.3	V <sub>CCA</sub> + 0.3	V
Vo	output voltage	pins IOUT, IOUTN, QOUT and QOUTN referenced to DAGND	-0.3	V <sub>CCA</sub> + 0.3	V
T <sub>stg</sub>	storage temperature		<b>–55</b>	+150	°C
T <sub>amb</sub>	ambient temperature		-40	+85	°C
$T_j$	junction temperature		-	125	°C

<sup>[1]</sup> All supplies are connected together.

### 9. Thermal characteristics

Table 4. Thermal characteristics

Symbol	Parameter	Conditions	Тур	Unit
$R_{th(j-a)}$	thermal resistance from junction to ambient	in free air	27.1	K/W
R <sub>th(c-a)</sub>	thermal resistance from case to ambient	in free air	11.8	K/W

#### 10. Characteristics

#### Table 5. Characteristics

 $V_{CCD} = V_{CCA} = 3.0 \text{ V}$  to 3.6 V; AGND and DGND connected together;  $T_{amb} = -40 \text{ }^{\circ}\text{C}$  to +85  $\text{ }^{\circ}\text{C}$ ; typical values measured at  $V_{CCD} = V_{CCA} = 3.3 \text{ V}$ ,  $I_{O(fs)} = 20 \text{ mA}$  and  $T_{amb} = 25 \text{ }^{\circ}\text{C}$ ; dynamic parameters measured using output schematic given in Figure 10; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Supplies						
$V_{CCD}$	digital supply voltage		3.0	3.3	3.6	V
$V_{CCA}$	analog supply voltage		3.0	3.3	3.6	V
I <sub>CCD</sub>	digital supply current		-	55	65	mA
DAC1003D160_3					© II	DT 2012. All rights reserved

Table 5. Characteristics ... continued

 $V_{CCD} = V_{CCA} = 3.0 \text{ V to } 3.6 \text{ V}$ ; AGND and DGND connected together;  $T_{amb} = -40 \text{ °C}$  to +85 °C; typical values measured at  $V_{CCD} = V_{CCA} = 3.3 \text{ V}$ ,  $I_{O(fs)} = 20 \text{ mA}$  and  $T_{amb} = 25 \text{ °C}$ ; dynamic parameters measured using output schematic given in Figure 10; unless otherwise specified.

Parameter	Conditions		Min	Тур	Max	Unit
analog supply current			-	73	85	mA
total power dissipation	$f_{Clk}$ = 80 MHz; $f_{IOUT}$ = $f_{QOUT}$ = 5 MHz		-	422	540	mW
its (CLK and CLKN)						
common-mode input voltage			-	1.65	-	V
peak-to-peak differential input voltage			-	1.0	-	V
tputs (IOUT, IOUTN, QOU	Γ and QOUTN)					
full-scale output current	differential outputs		4	-	20	mA
output resistance		[1]	-	150	-	kΩ
output capacitance		[1]	-	3	-	pF
uts (I0 to I9, Q0 to Q9 and	GAPD)					
LOW-level input voltage			DGND	-	0.3 V <sub>CCD</sub>	V
HIGH-level input voltage			0.7 V <sub>CCD</sub>	-	$V_{CCD}$	V
LOW-level input current	$V_{IL} = 0.3 V_{CCD}$		-	5	-	μΑ
HIGH-level input current	$V_{IH} = 0.7 V_{CCD}$		-	5	-	μА
voltage output (GAPOUT						
voltage on pin GAPOUT			-	1.31	-	V
current on pin GAPOUT	external voltage		-	1	-	μΑ
voltage variation on pin GAPOUT			-	±133	-	ppm/°C
ng inputs (CLK and CLKN	)					
clock frequency				-	80	MHz
HIGH clock pulse width			5	-	-	ns
LOW clock pulse width			5	-	-	ns
ng (I0 to I9 and Q0 to Q9);	see Figure 5					
input hold time			1.1	-	3.4	ns
input set-up time			-1.5	-	+0.7	ns
ning (IOUT, IOUTN, QOUT,	QOUTN)					
settling time	$t_{o\pm}0.5$ LSB	[1]	-	16	-	ns
er specification (FIR); orde	er N = 42 see Figure 6 and 7 and	Table 7	7			
data rate			-	-	80	MHz
pass-band ripple	f <sub>data</sub> /f <sub>clk</sub> ; 0.005 dB attenuation		-	0.405	-	
power bandwidth	f <sub>data</sub> /f <sub>clk</sub> ; 3 dB attenuation		-	0.479	-	
stop-band attenuation	$f_{data}/f_{clk} = 0.6 \text{ dB to } 1 \text{ dB}$		-	69	-	dB
group delay time			-	11 T <sub>clk</sub>	-	ns
ınal processing						
integral non-linearity			-	±0.2	-	LSB
differential non-linearity			-	±0.1	-	LSB
	analog supply current total power dissipation  Its (CLK and CLKN) common-mode input voltage peak-to-peak differential input voltage tputs (IOUT, IOUTN, QOUT full-scale output current output resistance output capacitance uts (I0 to I9, Q0 to Q9 and LOW-level input voltage HIGH-level input current HIGH-level input current voltage output (GAPOUT) voltage on pin GAPOUT current on pin GAPOUT voltage variation on pin GAPOUT ing inputs (CLK and CLKN) clock frequency HIGH clock pulse width LOW clock pulse width LOW clock pulse width ing (I0 to I9 and Q0 to Q9); input hold time input set-up time input set-up time ing (IOUT, IOUTN, QOUT, settling time er specification (FIR); order data rate pass-band ripple power bandwidth stop-band attenuation group delay time gnal processing integral non-linearity	analog supply current  total power dissipation $f_{clk} = 80 \text{ MHz}$ ; $f_{IOUT} = f_{QOUT} = 5 \text{ MHz}$ ats (CLK and CLKN)  common-mode input voltage  peak-to-peak differential input voltage  tputs (IOUT, IOUTN, QOUT and QOUTN)  full-scale output current differential outputs  output resistance output capacitance  uts (I0 to 19, Q0 to Q9 and GAPD)  LOW-level input voltage  HIGH-level input current $V_{IL} = 0.3 \text{ V}_{CCD}$ HIGH-level input current $V_{IH} = 0.7 \text{ V}_{CCD}$ voltage output (GAPOUT)  voltage on pin GAPOUT external voltage  voltage variation on pin GAPOUT  and inputs (CLK and CLKN)  clock frequency  HIGH clock pulse width  LOW clock pulse width  LOW clock pulse width  LOW clock pulse width  and (I0 to 19 and Q0 to Q9); see Figure 5  input hold time  input set-up time  sting (IOUT, IOUTN, QOUT, QOUTN)  settling time $t_{0\pm} 0.5 \text{ LSB}$ ar specification (FIR); order N = 42 see Figure 6 and 7 and a data rate  pass-band ripple $f_{data}/f_{clk}$ ; 0.005 dB attenuation  power bandwidth $f_{data}/f_{clk}$ ; 3 dB attenuation  stop-band attenuation $f_{data}/f_{clk}$ = 0.6 dB to 1 dB  group delay time  integral non-linearity	analog supply current  total power dissipation  folk = 80 MHz; flouT = fQOUT = 5 MHz  tits (CLK and CLKN)  common-mode input voltage  peak-to-peak differential input voltage  tputs (IOUT, IOUTN, QOUT and QOUTN)  full-scale output current differential outputs  output resistance  output capacitance  uts (I0 to I9, Q0 to Q9 and GAPD)  LOW-level input voltage  LOW-level input current  VIL = 0.3 VCCD  HIGH-level input current  voltage output (GAPOUT)  voltage on pin GAPOUT  current on pin GAPOUT  current on pin GAPOUT  voltage variation on pin GAPOUT  Ing inputs (CLK and CLKN)  clock frequency  HIGH clock pulse width  LOW clock pulse width  LOW clock pulse width  LOW clock pulse width  to I9 and Q0 to Q9); see Figure 5  input hold time  input set-up time  ingu (IOUT, IOUTN, QOUT, QOUTN)  settling time  to ± 0.5 LSB  [1]  cr specification (FIR); order N = 42 see Figure 6 and 7 and Table 7  data rate  pass-band ripple  fdata/fcik; 0.005 dB attenuation  power bandwidth  fdata/fcik; 3 dB attenuation  fdata/fcik = 0.6 dB to 1 dB  group delay time  pinal processing  integral non-linearity	analog supply current total power dissipation $f_{clk} = 80 \text{ MHz}; f_{IOUT} = f_{QOUT} = 5 \text{ MHz}$ ***SECK CLK and CLKN)  ***Common-mode input voltage	analog supply current   folk = 80 MHz; flour = facur = 5 MHz   flour = 6 MHz;	analog supply current total power dissipation

Table 5. Characteristics ...continued

 $V_{CCD} = V_{CCA} = 3.0 \text{ V}$  to 3.6 V; AGND and DGND connected together;  $T_{amb} = -40 \text{ }^{\circ}\text{C}$  to +85  $\text{ }^{\circ}\text{C}$ ; typical values measured at  $V_{CCD} = V_{CCA} = 3.3 \text{ V}$ ,  $I_{O(fs)} = 20 \text{ mA}$  and  $T_{amb} = 25 \text{ }^{\circ}\text{C}$ ; dynamic parameters measured using output schematic given in Figure 10; unless otherwise specified.


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I <sub>n(o)</sub>	output noise current		-	120	-	pA/√Hz
E <sub>offset</sub>	offset error	relative to full-scale	-	-0.3	-	%
E <sub>G</sub>	gain error	relative to full-scale	-5.4	-	+5.4	%
$\Delta G_{IQ}$	IQ gain mismatch	between I and Q, relative to full-scale	-	±0.2	-	%
SFDR	spurious free dynamic	f <sub>clk</sub> = 80 MHz; B = Nyquist				
	range	f <sub>o</sub> = 2.5 MHz at 0 dBFS	-	80	-	dBc
		f <sub>o</sub> = 5 MHz at 0 dBFS	-	72	-	dBc
		f <sub>o</sub> = 13 MHz at 0 dBFS	-	64	-	dBc
$\alpha_{2H}$	second harmonic level	f <sub>o</sub> = 5 MHz	-	73	-	dBc
		f <sub>o</sub> = 13 MHz	-	65	-	dBc
αзн	third harmonic level	f <sub>o</sub> = 5 MHz	-	88	-	dBc
	f <sub>o</sub> = 13 MHz	-	86	-	dBc	
IMD2	second-order intermodulation distortion	$f_{clk}$ = 80 MHZ; $f_0$ 1 = 10 MHz; $f_0$ 2 = 12 MHz; B = Nyquist	-	65	-	dBc
IMD3	third-order intermodulation distortion	$f_{clk}$ = 80 MHz; $f_o$ 1 = 10 MHz; $f_o$ 2 = 12 MHz	-	84	-	dBc
THD	total harmonic distortion	f <sub>clk</sub> = 80 MHz; B = Nyquist; T <sub>amb</sub> = 2	25 °C			
		f <sub>o</sub> = 2.5 MHz	-	75	-	dBc
		f <sub>o</sub> = 5 MHz	68	71	-	dBc
NSD	noise spectral density	f <sub>clk</sub> = 80 MHz				
		f <sub>o</sub> = 2.5 MHz	-	-155	-	dBm/Hz
		f <sub>o</sub> = 5 MHz	-	-155	-	dBm/Hz
		f <sub>o</sub> = 19 MHz	-	-153	-	dBm/Hz
S/N	signal-to-noise ratio	f <sub>clk</sub> = 80 Msample/s; B = Nyquist				
		f <sub>o</sub> = 2.5 MHz	-	80	-	dBc
		f <sub>o</sub> = 5 MHz	70	80	-	dBc
		f <sub>o</sub> = 19 MHz	-	78	-	dBc
ACPR	adjacent channel power	baseband; 5 MHz channel spacing	; B = 3.84 M	lHz		
	ratio	f <sub>o</sub> = 2.5 MHz	-	60	-	dBc
		f <sub>o</sub> = 20 MHz	-	61	-	dBc


#### [1] Guaranteed by design.

Table 6. Band gap

Band gap disable (GAPD)	Band gap input/output (GAPOUT)	Internal band gap
LOW	output ( $V_{GAPOUT} = 1.2 \text{ V}$ )	enable
HIGH	input	disable

Dual 10 bits DAC, up to 160 MHz, 2 x interpolation









Fig 7. FIR filter impulse response


Table 7. Interpolation FIR filter coefficient

Coefficient	Coefficient	Value
H(1)	H(43)	10
H(2)	H(42)	0
H(3)	H(41)	-31
H(4)	H(40)	0
H(5)	H(39)	69
H(6)	H(38)	0
H(7)	H(37)	-138
H(8)	H(36)	0
H(9)	H(35)	248
H(10)	H(34)	0
H(11)	H(33)	<b>-419</b>
H(12)	H(32)	0
H(13)	H(31)	678
H(14)	H(30)	0
H(15)	H(29)	-1083
H(16)	H(28)	0
H(17)	H(27)	1776
H(18)	H(26)	0
H(19)	H(25)	-3282
H(20)	H(24)	0
H(21)	H(23)	10364
H(22)	-	16384

Dual 10 bits DAC, up to 160 MHz, 2 x interpolation

## 11. Application information





## Dual 10 bits DAC, up to 160 MHz, 2 x interpolation

## 11.1 Alternative parts

The following alternative parts are also available:

Table 8. **Alternative parts** 

Type number	Description		Sampling frequency
DAC1403D160	Dual 14 bits DAC, with 2 × interpolating	[1]	160 MHz
DAC1203D160	Dual 12 bits DAC, with 2 × interpolating	[1]	160 MHz

<sup>[1]</sup> Pin to pin compatible

## 12. Package outline




Fig 11. Package outline SOT841-1 (HTQFP80)

DAC1003D160\_3 © IDT 2012. All rights reserved.

#### 13. Abbreviations

Table 9. Abbreviations

Acronym	Description
FIR	Finite Impulse Response
IF	Intermediate Frequency
LSB	Least Significant Bit
MSB	Most Significant Bit
PLL	Phase-Locked Loop
PMOS	Positive-Metal Oxide Semiconductor

### 14. Glossary

#### 14.1 Static parameters

**DNL** — Differential Non-Linearity. The difference between the ideal and the measured output value between successive DAC codes.

**INL** — Integral Non-Linearity. The deviation of the transfer function from a best-fit straight line (linear regression computation).

#### 14.2 Dynamic parameters

**IMD2** — Second-order intermodulation distortion. From a dual-tone digital input sine wave (these two frequencies are close together), the intermodulation distortion product IMD2 is the ratio of the RMS value of either tone and the RMS value of the worst 2nd-order intermodulation product.

**IMD3** — Third-order intermodulation distortion. From a dual-tone digital input sine wave (these two frequencies are close together), the intermodulation distortion product IMD3 is the ratio of the RMS value of either tone and the RMS value of the worst 3rd-order intermodulation product.

**SFDR** — Spurious Free Dynamic Range. The ratio between the RMS value of the reconstructed output sine wave and the RMS value of the largest spurious observed (harmonic and non-harmonic, excluding DC component) in the frequency domain.

**S/N** — Signal-to-Noise ratio. The ratio of the RMS value of the reconstructed output sine wave to the RMS value of the noise excluding the harmonics and the DC component.

**THD** — Total Harmonic Distortion. The ratio of the RMS value of the harmonics of the output frequency to the RMS value of the output sine wave. Usually, the calculation of THD is done on the first 5 harmonics.

## 15. Revision history

#### Table 10. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes	
DAC1003D160_3	20120702	Product data sheet	-	DAC1003D160_2	
DAC1003D160_2	20080813	Product data sheet	-	DAC1003D160_1	
Modifications:	<ul> <li>Added condi</li> </ul>	tion to t <sub>s</sub> in Table 5.			
	Correction to Figure 10.				
DAC1003D160_1	20080612	Product data sheet	-	-	

## 16. Contact information

For more information or sales office addresses, please visit: <a href="http://www.idt.com">http://www.idt.com</a>

# **DAC1003D160**

## Dual 10 bits DAC, up to 160 MHz, 2 x interpolation

## 17. Contents

1	General description	1	10	Characteristics	7
2	Features	1	11	Application information	12
3	Applications	1	11.1	Alternative parts	14
4	Ordering information	2	12	Package outline	15
5	Block diagram		13	Abbreviations	16
6	Pinning information			Glossary	16
6.1	Pinning			Static parameters	16
6.2	Pin description		14.2	Dynamic parameters	16
7	Functional description	6	15	Revision history	17
8	Limiting values		16	Contact information	17
9	Thermal characteristics		17	Contents	18