Single 16-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps; CMOS or LVDS DDR digital outputs

Rev. 04 — 2 July 2012

Product data sheet

General description 1.

The ADC1610S is a single-channel 16-bit Analog-to-Digital Converter (ADC) optimized for high dynamic performance and low power consumption at sample rates up to 125 Msps. Pipelined architecture and output error correction ensure the ADC1610S is accurate enough to guarantee zero missing codes over the entire operating range. Supplied from a single 3 V source, it can handle output logic levels from 1.8 V to 3.3 V in CMOS mode, because of a separate digital output supply. It supports the Low Voltage Differential Signaling (LVDS) Double Data Rate (DDR) output standard. An integrated Serial Peripheral Interface (SPI) allows the user to easily configure the ADC. The device also includes a programmable full-scale SPI to allow a flexible input voltage range from 1 V to 2 V (peak-to-peak). With excellent dynamic performance from the baseband to input frequencies of 170 MHz or more, the ADC1610S is ideal for use in communications, imaging and medical applications.

Features and benefits 2.

- SNR, 72.5 dBFS; SFDR, 88 dBc
- Sample rate up to 125 Msps
- 16-bit pipelined ADC core
- Clock input divided by 2 for less jitter
- Single 3 V supply
- Flexible input voltage range: 1 V (p-p) to 2 V (p-p)
- CMOS or LVDS DDR digital outputs
- HVQFN40 package

- Input bandwidth, 600 MHz
- Power dissipation, 430 mW at 80 Msps
- Serial Peripheral Interface (SPI)
- Duty cycle stabilizer
- Fast OuT-of-Range (OTR) detection
- code
- Power-down and Sleep modes

3. Applications

- Wireless and wired broadband communications
- Spectral analysis
- Ultrasound equipment

- Portable instrumentation
- Imaging systems
- Software defined radio




4. Ordering information

Table 1. Ordering information

Type number	f _s (Msps)	Package		
		Name	Description	Version
ADC1610S125HN-C1	125	HVQFN40	plastic thermal enhanced very thin quad flat package; no leads; 40 terminals; body $6 \times 6 \times 0.85$ mm	SOT618-1
ADC1610S105HN-C1	105	HVQFN40	plastic thermal enhanced very thin quad flat package; no leads; 40 terminals; body $6 \times 6 \times 0.85$ mm	SOT618-1
ADC1610S080HN-C1	80	HVQFN40	plastic thermal enhanced very thin quad flat package; no leads; 40 terminals; body $6 \times 6 \times 0.85$ mm	SOT618-1
ADC1610S065HN-C1	65	HVQFN40	plastic thermal enhanced very thin quad flat package; no leads; 40 terminals; body $6 \times 6 \times 0.85$ mm	SOT618-1


5. Block diagram



Single 16-bit ADC; CMOS or LVDS DDR digital output

6. Pinning information

6.1 Pinning



6.2 Pin description

Table 2. Pin description (CMOS digital outputs)

		inpulsi (sine	
Symbol	Pin	Type ^[1]	Description
REFB	1	0	bottom reference
REFT	2	0	top reference
AGND	3	G	analog ground
VCM	4	0	common-mode output voltage
VDDA	5	Р	analog power supply
AGND	6	G	analog ground
INM	7	I	complementary analog input
INP	8	I	analog input
AGND	9	G	analog ground
VDDA	10	Р	analog power supply
VDDA	11	Р	analog power supply
CLKP	12	I	clock input
CLKM	13	I	complementary clock input
DEC	14	0	regulator decoupling node
PWD/OE	15	I	power down, active HIGH; output enable, active LOW
OTR	16	0	out of range

ADC1610S series

Single 16-bit ADC; CMOS or LVDS DDR digital output

Table 2.			OS digital outputs)continued
Symbol	Pin	Type ^[1]	Description
D15	17	0	data output bit 15 (Most Significant Bit (MSB))
D14	18	0	data output bit 14
D13	19	0	data output bit 13
D12	20	0	data output bit 12
D11	21	0	data output bit 11
D10	22	0	data output bit 10
D9	23	0	data output bit 9
D8	24	0	data output bit 8
D7	25	0	data output bit 7
D6	26	0	data output bit 6
D5	27	0	data output bit 5
D4	28	0	data output bit 4
D3	29	0	data output bit 3
D2	30	0	data output bit 2
D1	31	0	data output bit 1
D0	32	0	data output bit 0 (Least Significant Bit (LSB))
VDDO	33	Р	output power supply
DAV	34	0	data valid output clock
n.c.	35	-	not connected
SCLK/DFS	36	I	SPI clock; data format select
SDIO/ODS	37	I/O	SPI data IO; output data standard
CS	38	I	SPI chip select
SENSE	39	l	reference programming pin
VREF	40	I/O	voltage reference input/output

[1] P: power supply; G: ground; I: input; O: output; I/O: input/output.

Single 16-bit ADC; CMOS or LVDS DDR digital output

Symbol	Pin ^[1]	Type ^[2]	Description
D14_D15_M	17	0	differential output data D14 and D15 multiplexed, complement
D14_D15_P	18	0	differential output data D14 and D15 multiplexed, true
D12_D13_M	19	0	differential output data D12 and D13 multiplexed, complement
D12_D13_P	20	0	differential output data D12 and D13 multiplexed, true
D10_D11_M	21	0	differential output data D10 and D11multiplexed, complement
D10_D11_P	22	0	differential output data D10 and D11 multiplexed, true
D8_D9_M	23	0	differential output data D8 and D9 multiplexed, complement
D8_D9_P	24	0	differential output data D8 and D9 multiplexed, true
D6_D7_M	25	0	differential output data D6 and D7 multiplexed, complement
D6_D7_P	26	0	differential output data D6 and D7 multiplexed, true
D4_D5_M	27	0	differential output data D4 and D5 multiplexed, complement
D4_D5_P	28	0	differential output data D4 and D5 multiplexed, true
D2_D3_M	29	0	differential output data D2 and D3 multiplexed, complement
D2_D3_P	30	0	differential output data D2 and D3 multiplexed, true
D0_D1_M	31	0	differential output data D0 and D1 multiplexed, complement
D0_D1_P	32	0	differential output data D0 and D1 multiplexed, true
DAVM	34	0	data valid output clock, complement
DAVP	35	0	data valid output clock, true

Table 3. Pin description (LVDS DDR) digital outputs)

[1] Pins 1 to 16 and pins 36 to 40 are the same for both CMOS and LVDS DDR outputs (see Table 2).

[2] P: power supply; G: ground; I: input; O: output; I/O: input/output.

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
Vo	output voltage	pins D15 to D0; pins D14_D15_P to D0_D1_P; pins D14_D15_M to D0_D1_M	-0.4	+3.9	V
V _{DDA}	analog supply voltage		-0.4	+3.9	V
V _{DDO}	output supply voltage		-0.4	+3.9	V
T _{stg}	storage temperature		-55	+125	°C
T _{amb}	ambient temperature		-40	+85	°C
Tj	junction temperature		-	125	°C

8. Thermal characteristics

Table 5. Thermal characteristics

Symbol	Parameter	Conditions		Тур	Unit
R _{th(j-a)}	thermal resistance from junction to ambient		[1]	22.5	K/W
R _{th(j-c)}	thermal resistance from junction to case		[1]	11.7	K/W

[1] Value for six layers board in still air with a minimum of 25 thermal vias.

9. Static characteristics

Table 6.	Static characteristics ^[1]					
Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
Supplies						
V _{DDA}	analog supply voltage		2.85	3.0	3.4	V
V _{DDO}	output supply voltage	CMOS mode	1.65	1.8	3.6	V
		LVDS DDR mode	2.85	3.0	3.6	V
I _{DDA}	analog supply current	f _{clk} = 125 Msps; f _i = 70 MHz	-	210	-	mΑ
I _{DDO}	output supply current	CMOS mode; f _{clk} = 125 Msps; f _i = 70 MHz	-	14	-	mA
		LVDS DDR mode: f _{clk} = 125 Msps; f _i = 70 MHz	-	43	-	mA
Ρ	power dissipation	ADC1610S125; analog supply only	-	630	-	mW
		ADC1610S105; analog supply only	-	550	-	mW
		ADC1610S080; analog supply only	-	430	-	mW
		ADC1610S065; analog supply only	-	380	-	m₩
		Power-down mode	-	2	-	mW
		Sleep mode	-	40	_	mW
Clock inp	uts: pins CLKP and CLKM					
Low-Voltag	ge Positive Emitter-Coupled Logic (LV	/PECL)				
V _{i(clk)dif}	differential clock input voltage	peak-to-peak	-	1.6	-	V
SINE						
V _{i(clk)dif}	differential clock input voltage	peak	-	±3.0	-	V
Low Voltag	ge Complementary Metal Oxide Semi	conductor (LVCMOS)				
V _{IL}	LOW-level input voltage		-	-	$0.3V_{DDA}$	V
V _{IH}	HIGH-level input voltage		0.7V _{DDA}	-	-	V
Logic inp	uts, Power-down: pin PWD/OE					
V _{IL}	LOW-level input voltage		-	0	-	V
		LOW-medium level	-	0.3V _{DDA}	-	V
		Medium-HIGH level	-	0.6V _{DDA}	-	V
VIH	HIGH-level input voltage		-	V _{DDA}	-	V
IIL	LOW-level input current		-	55	-	μA
I _{IH}	HIGH-level input current		-	65	-	μΑ
	ipheral interface: pins CS, SDIO/OI	DS, SCLK/DFS				•
V _{IL}	LOW-level input voltage		0	-	0.3V _{DDA}	V
VIH	HIGH-level input voltage		0.7V _{DDA}	-	V _{DDA}	V
 I _{IL}	LOW-level input current		-10	-	+10	μA
.ı∟ I _{IH}	HIGH-level input current		-50	_	+50	μA
CI	input capacitance		-	4	-	рF

ADC1610S_SER 4

Product data sheet

6 of 38

Single 16-bit ADC; CMOS or LVDS DDR digital output

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
-	puts, CMOS mode: pins D15 to D0,			.16	max	ome
-	els, $V_{DDO} = 3 V$	011, 011				
V _{OL}	LOW-level output voltage		OGND	_	0.2V _{DDO}	V
V _{OL}	HIGH-level output voltage		0.8V _{DDO}	_	V _{DDO}	v
C _O	output capacitance	high impedance; \overline{OE} = HIGH	-	3	-	pF
	els, $V_{DDO} = 1.8 V$			0		יץ
V _{OL}	LOW-level output voltage		OGND	_	0.2V _{DDO}	V
V _{OL}	HIGH-level output voltage		0.8V _{DDO}	_	V _{DDO}	v
	puts, LVDS mode: pins D14_D15_F			P and DAV		v
	els, V_{DDO} = 3 V only, R_L = 100 Ω					
V _{O(offset)}	output offset voltage	output buffer current set to 3.5 mA	-	1.2	-	V
V _{O(dif)}	differential output voltage	output buffer current set to 3.5 mA	-	350	-	mV
Co	output capacitance		-	3	-	pF
Analog in	outs: pins INP and INM					
l _l	input current		-5	-	+5	μA
R _{i(dif)}	differential input resistance		-	19.8	-	kΩ
C _{i(dif)}	differential input capacitance		-	2.8	-	pF
V _{I(cm)}	common-mode input voltage	$V_{\rm INP} = V_{\rm INM}$	1.1	1.5	2.5	V
Bi	input bandwidth		-	650	-	MHz
V _{I(dif)}	differential input voltage	peak-to-peak	1	-	2	V
Common-	mode output voltage: pin VCM					
V _{O(cm)}	common-mode output voltage		-	V _{DDA} / 2	-	V
I _{O(cm)}	common-mode output current		-	4	-	mA
I/O referer	ice voltage: pin VREF					
V _{VREF}	voltage on pin VREF	output	0.5	-	1	V
		input	0.5	-	1	V
Accuracy						
INL	integral non-linearity		-	±4	-	LSB
DNL	differential non-linearity	guaranteed no missing codes	-0.95	±0.5	+0.95	LSB
E _{offset}	offset error		-	±2	-	mV
E _G	gain error	full-scale	-	±0.5	-	%

Single 16-bit ADC; CMOS or LVDS DDR digital output

Table 6.	Static characteristics ^[1] continued	1				
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Supply						
PSRR	power supply rejection ratio	200 mV (p-p) on V_{DDA} ; f _i = DC	-	-54	-	dB

[1] Typical values measured at V_{DDA} = 3 V, V_{DDO} = 1.8 V, T_{amb} = 25 °C and C_L = 5 pF; minimum and maximum values are across the full temperature range T_{amb} = -40 °C to +85 °C at V_{DDA} = 3 V, V_{DDO} = 1.8 V; V_{INP} - V_{INM} = -1 dBFS; internal reference mode; applied to CMOS and LVDS interface; unless otherwise specified.

S
ö
. <u> </u>
+
S
-
Ð
*
0
G
<u> </u>
-
<u></u>
C
C
-
_
(0
5
-
0

	-
	ŝ
1	
	5
	Ð
	Υ.
	υ
	ß
	Ľ
	3
	-
	S
	C
	O
	-3
	5
	2
	>
	5
	<hr/>
	-
	\mathbf{O}
	<u> </u>

ER 4	10.1 Dynai	Dynamic character	ristics												
Table 7.	Dynamic characteristics	stics													
Symbol	Parameter	Conditions	AD	ADC1610S065	65	ADC	ADC1610S080	0	ADO	ADC1610S105	05	ĂD	ADC1610S125	25	Unit
			Min	Typ	Мах	Min	Typ	Мах	Min	Typ	Мах	Min	Typ	Мах	
Analog s	Analog signal processing		-				_		-						
α2H	second harmonic	$f_i = 3 MHz$	1	89	•		89	ı	ı	88			06		dBc
	level	$f_i = 30 MHz$	1	88	1		88		ı	88			89		dBc
		$f_i = 70 MHz$	1	87	ı		87		ı	86	•		87	•	dBc
		$f_i = 170 MHz$	1	84	ı	ı	84	1	ı	83	ı	·	85	•	dBc
HεΏ	third harmonic level	$f_i = 3 MHz$	I	88	ı	ı	88	ı	ı	87	ı	·	89		dBc
		f _i = 30 MHz	1	87	ı	ı	87	ı	ı	87	ı	·	88	ı	dBc
		$f_i = 70 MHz$	1	86	ı		86		ı	85	•		86		dBc
		$f_i = 170 MHz$	1	83	•		83		ı	82			84		dBc
THD	total harmonic	$f_i = 3 MHz$	1	85	ı	ı	85	1	ı	84	ı	·	86	•	dBc
	distortion	$f_i = 30 MHz$	1	84	ı	•	84		ı	84	•		85		dBc
		$f_i = 70 MHz$	1	83	ı	ı	83	ı	ı	82	ı		83	•	dBc
		$f_i = 170 MHz$	1	80	ı	ı	80	ı	ı	79	ı	·	81	·	dBc
ENOB	effective number of	$f_i = 3 MHz$	I	11.7	ı	ı	11.7	ı	ı	11.7	ı	ı	11.6	ı	bits
	bits	$f_i = 30 MHz$	1	11.6	ı	ı	11.6	1	ı	11.6	ı	·	11.6	•	bits
		$f_i = 70 MHz$	I	11.5	ı	ı	11.5	1	ı	11.5	ı	·	11.5	·	bits
		$f_i = 170 MHz$	1	11.4	ı	ı	11.4	ı	ı	11.4	ı	·	11.4	·	bits
SNR	signal-to-noise ratio	$f_i = 3 MHz$	1	72.3	ı	ı	72.2	1	ı	72.0	ı	·	71.6	•	dBFS
		$f_i = 30 MHz$	1	71.5	ı	ı	71.4	1	ı	71.4	ı	·	71.3	•	dBFS
		$f_i = 70 MHz$	1	70.9	1		70.9		ı	70.8			70.7		dBFS
		$f_i = 170 MHz$	1	70.4	•		70.3		ı	70.2			70.1		dBFS
SFDR	spurious-free	$f_i = 3 MHz$	1	88	•		88		ı	87			89		dBc
DIDT 2	dynamic range	$f_i = 30 MHz$	1	87	ı	ı	87	1	ı	87	ı	·	88	•	dBc
		$f_i = 70 MHz$	1	86	•		86		ı	85			86		dBc
		f _i = 170 MHz	•	83			83			82	ı	ı	84		dBc

ADC1610S series

	Unit		dBc	dBc	dBc	dBc
		Мах	ı	ı	ı	ı
	ADC1610S125	Typ	89	88	86	84
	ĀD	Max Min	ı	ı	ı	ı
	105		ı	ı	ı	ı
	ADC1610S105	Typ	88	88	86	83
	AD	Max Min	ı	ı	ı	ı
	080		ı	ı	ı	ı
	ADC1610S080	Typ	89	88	87	85
	AD	Min	I	ı	ı	ı
)65	Мах	ı	ı	ı	·
	ADC1610S065	Typ	89	88	87	84
	ADC	Min	ı	ı	ı	ı
eristics continued	Conditions		$f_i = 3 MHz$	f _i = 30 MHz	$f_i = 70 MHz$	$f_i = 170 MHz$
Table 7. Dynamic characteristicscontinued	ymbol Parameter		intermodulation	distortion		
	S	_SER 4	IMD			
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	.0103	_0LR 4	•			

ပ္စ Typical values measured at $V_{DDO} = 3 \text{ V}$, $V_{DDO} = 1.8 \text{ V}$, $T_{amb} = 25 \text{ °C}$ and $C_L = 5 \text{ pF}$; minimum and maximum values are across the full temperature range $T_{amb} = -40 \text{ °C}$ to +85 ^{ore} at $V_{DDA} = 3 \text{ V}$, $V_{DDO} = 1.8 \text{ V}$; $V_{INP} - V_{INM} = -1 \text{ dBFS}$; internal reference mode; applied to CMOS and LVDS interface; unless otherwise specified. Ξ

Clock and digital output timing 10.2

MinTypMinM	Symbol	Parameter	Conditions	AL	ADC1610S065	S065	AD	ADC1610S080	080	AD	ADC1610S105	105	AD	ADC1610S125	125	Unit	
Interpreting input: pins CLKP and CLKM fequency fequency 7 105 7 105 100 100 100 fequency fequency 10 13.5 <td< th=""><th></th><th></th><th></th><th>Min</th><th>Typ</th><th>Мах</th><th>Min</th><th>Typ</th><th>Мах</th><th>Min</th><th>Typ</th><th>Мах</th><th>Min</th><th>Typ</th><th>Мах</th><th></th></td<>				Min	Typ	Мах	Min	Typ	Мах	Min	Typ	Мах	Min	Typ	Мах		
f_{elk} clock frequency 40 - 65 60 - 80 75 - 105 10 - $hq(data)$ data latency itequency 2 13.5	Clock til	ming input: pins	CLKP and CLKM	_	_	_					_	_		_	_		
	fcik	clock frequency		40	ı	65	60	ı	80	75	ı	105	100	ı	125	MHz	
	tlat(data)	data latency time		1	13.5	I	1	13.5	I	1	13.5	ı	I	13.5	ı	clock cycles	
	δ_{clk}	clock duty	DCS_EN = logic 1	30	50	70	30	50	70	30	50	70	30	50	20	%	
		cycle	DCS_EN = logic 0	45	50	55	45	50	55	45	50	55	45	50	55	%	
twake wake-up time i 76 17 76 17 76 17 76 17 76 17 76 17 76 17 76 17 76 17 76 17 76 17 76 17 17 17 17 17 17 17 17 17 17 17 17 17 17 <td>t_{d(s)}</td> <td>sampling delay time</td> <td></td> <td>ı</td> <td>0.8</td> <td>ı</td> <td>I</td> <td>0.8</td> <td></td> <td>1</td> <td>0.8</td> <td>ı</td> <td>I</td> <td>0.8</td> <td>ı</td> <td>su</td>	t _{d(s)}	sampling delay time		ı	0.8	ı	I	0.8		1	0.8	ı	I	0.8	ı	su	
Concerning output: pins D15 to D and AT the propagation DATA 13.6 14.9 16.4 11.9 12.9 14.4 8.0 10.8 12.4 8.2 9.7 the propagation DATA 13.6 14.9 16.4 11.9 12.6 - - <th co<="" td=""><td>twake</td><td>wake-up time</td><td>0</td><td>ı</td><td>76</td><td>ı</td><td>ı</td><td>76</td><td>ı</td><td>1</td><td>76</td><td>ı</td><td>1</td><td>76</td><td>ı</td><td>รท่</td></th>	<td>twake</td> <td>wake-up time</td> <td>0</td> <td>ı</td> <td>76</td> <td>ı</td> <td>ı</td> <td>76</td> <td>ı</td> <td>1</td> <td>76</td> <td>ı</td> <td>1</td> <td>76</td> <td>ı</td> <td>รท่</td>	twake	wake-up time	0	ı	76	ı	ı	76	ı	1	76	ı	1	76	ı	รท่
	CMOS N	fode timing outp	ut: pins D15 to D0 and D∕	٩٧ ٩													
	tPD	propagation	DATA	13.6	14.9	16.4	11.9	12.9	14.4	8.0	10.8	12.4	8.2	9.7	11.3	su	
		delay	DAV		4.2	ı	ı	3.6		1	3.3	ı		3.4		su	
	tsu	set-up time		ı	12.5	I	1	9.8	ı	1	6.8	I	I	5.6	ı	su	
transition DATA [2] 0.39 - 2.4 0.39 - 2.4 0.39 - 2.4 0.39 - 2.4 0.39 - 2.4 0.39 - 2.4 0.39 - 2.4 0.39 - 2.4 0.39 - 2.4 0.39 - 2.4 0.39 - 2.4 0.39 - 2.4 0.30 - 2.4 0.30 - 2.4 0.36 - 2.4 0.36 - 2.4 0.26 - 2.4 0.26 - 2.4 0.26 - 2.4 0.26 - 2.4 0.26 - 2.4 0.26 - 2.4 0.26 - 2.4 0.26 - 2.4 0.26 - 2.4 0.26 - 2.4 0.26 - 2.4 0.26 - 2.4 0.26 - 2.4 0.19 - 2.4 0.19 - 2.4 0.19 -	÷	hold time		ı	3.4	ı	1	3.3	ı	ı	3.1	ı	ı	2.8	ı	su	
DAV 0.26 - 2.4 0.26 - 2.4 0.26 - 2.4 0.26 - 2.4 0.26 - 2.4 0.26 - 2.4 0.26 - 1 tf ft fall time DATA [2] 0.19 - 2.4 0.19 - - 2.4		rise time			ı	2.4	0.39	ı	2.4	0.39	ı	2.4	0.39	ı	2.4	su	
t _f fall time DATA ^[2] 0.19 - 2.4 0.19 - 2.4 0.19 - 2.4 0.19 - 2.4 0.19 -	2012		DAV	0.26	ı	2.4	0.26	ı	2.4	0.26	ı	2.4	0.26	ı	2.4	su	
		fall time			ı	2.4	0.19	ı	2.4	0.19	г	2.4	0.19	ı	2.4	su	

Single 16-bit ADC; CMOS or LVDS DDR digital output

ADC1610S series

Product data sheet

Symbol	Parameter	Conditions	AD	ADC1610S065	3065	AD	ADC1610S080	080	ΑD	ADC1610S105	105	ADC	ADC1610S125	125	Unit
			Min	Typ	Мах	Min	Typ	Мах	Min	Typ	Мах	Min	Typ	Мах	
LVDS D	DR mode timing	LVDS DDR mode timing output: pins D14_D15_P t	o DO_D	1_P, D1	1_D15_N	to D0_D1_P, D14_D15_M to D0_D1_M, DAVP and DAVM	01_M, D.	AVP and	DAVM			_	_		_
teo	propagation	DATA	3.3	5.1	7.6	2.9	4.6	7.1	2.5	4.2	6.8	2.2	4.0	6.6	su
	delay	DAV		2.8	ı	1	2.5	ı		2.3	ı		2.2		ns
tsu	set-up time		ı	5.4	I	I	4.1	I	ı	2.6	I	ı	1.9	ı	su
÷	hold time		ı	2.2	ı	ı	2.0	I	ı	1.8	ı	ı	1.7	ı	su
حب	rise time	DATA [3]	^[3] 0.5		5	0.5	ı	5	0.5		5	0.5		5	ns
		DAV	0.18		2.4	0.18	1	2.4	0.18		2.4	0.18		2.4	ns
ţ	fall time	DATA [3]	^[3] 0.15	ı	1.6	0.15	ı	1.6	0.15	1	1.6	0.15	ı	1.6	ns

Product data sheet

Downloaded from Arrow.com.

Rise time measured from -50 mV to +50 mV; fall time measured from +50 mV to -50 mV.

Measured between 20 % to 80 % of V_{DDO}.


[3]


Single 16-bit ADC; CMOS or LVDS DDR digital output

ADC1610S series

11 of 38

Single 16-bit ADC; CMOS or LVDS DDR digital output





ADC1610S_SER 4
Product data sheet


Single 16-bit ADC; CMOS or LVDS DDR digital output

10.3 SPI timings


Table 9. S	SPI timings	characteristics ^[1]
------------	-------------	--------------------------------

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$t_{w(SCLK)}$	SCLK pulse width		-	40	-	ns
t _{w(SCLKH)}	SCLK HIGH pulse width		-	16	-	ns
t _{w(SCLKL)}	SCLK LOW pulse width		-	16	-	ns
t _{su}	set-up time	data to SCLK HIGH	-	5	-	ns
		CS to SCLK HIGH	-	5	-	ns
t _h	hold time	data to SCLK HIGH	-	2	-	ns
		CS to SCLK HIGH	-	2	-	ns
f _{clk(max)}	maximum clock frequency		-	25	-	MHz


[1] Typical values measured at V_{DDA} = 3 V, V_{DDO} = 1.8 V, T_{amb} = 25 °C and C_L = 5 pF; minimum and maximum values are across the full temperature range T_{amb} = -40 °C to +85 °C at V_{DDA} = 3 V, V_{DDO} = 1.8 V.








Single 16-bit ADC; CMOS or LVDS DDR digital output



Single 16-bit ADC; CMOS or LVDS DDR digital output



Single 16-bit ADC; CMOS or LVDS DDR digital output

11. Application information


11.1 Device control

The ADC1610S can be controlled via SPI or directly via the I/O pins (Pin control mode).

11.1.1 SPI and Pin control modes

The device enters Pin control mode at power-up, and remains in this mode as long as pin \overline{CS} is held HIGH. In Pin control mode, the SPI pins SDIO, \overline{CS} and SCLK are used as static control pins.

SPI control mode is enabled by forcing pin \overline{CS} LOW. Once SPI control mode has been enabled, the device remains in this mode. The transition from Pin control mode to SPI control mode is illustrated in Figure 15.



When the device enters SPI control mode, the output data standard and data format are determined by the level on pin SDIO when a transition is triggered by a falling edge on pin \overline{CS} .

11.1.2 Operating mode selection

The active ADC1610S operating mode (Power-up, Power-down or Sleep) can be selected using bits OP_MODE[1:0] of the Reset and operating mode register (see Table 20) or using pins PWD and OE in Pin control mode, as described in Table 10.

Pin PWD/OE	Power mode	Output high-Z
GND	Power-down	yes
1/3 V _{DDA}	Sleep	yes
2/3 V _{DDA}	Power-up	yes
V _{DDA}	Power-up	no

Table 10. Operating mode selection pin PWD/OE

11.1.3 Selecting the output data standard

The output data standard (CMOS or LVDS DDR) can be selected via the SPI interface (see Table 23) or using pin ODS in Pin control mode. LVDS DDR is selected when ODS is HIGH, otherwise CMOS is selected.

11.1.4 Selecting the output data format

The output data format can be selected via the SPI interface (offset binary, two's complement or gray code; see Table 23) or using pin DFS in Pin control mode (offset binary or two's complement). Offset binary is selected when DFS is LOW. When DFS is HIGH, two's complement is selected.


11.2 Analog inputs

11.2.1 Input stage

The analog input of the ADC1610S supports a differential or a single-ended input drive. Optimal performance is achieved using differential inputs with the common-mode input voltage ($V_{I(cm)}$) on pins INP and INM set to 0.5V_{DDA}.

The full-scale analog input voltage range is configurable between 1 V (p-p) and 2 V (p-p) via a programmable internal reference (see Section 11.3 and Table 22).

The equivalent circuit of the sample and hold input stage, including Electrostatic Discharge (ESD) protection and circuit and package parasitics, is shown in Figure 16.




The sample phase occurs when the internal clock (derived from the clock signal on pin CLKP/CLKM) is HIGH. The voltage is then held on the sampling capacitors. When the clock signal goes LOW, the stage enters the hold phase and the voltage information is transmitted to the ADC core.

11.2.2 Anti-kickback circuitry

Anti-kickback circuitry (R-C filter in Figure 17) is needed to counteract the effects of a charge injection generated by the sampling capacitance.

The RC filter is also used to filter noise from the signal before it reaches the sampling stage. The value of the capacitor should be chosen to maximize noise attenuation without degrading the settling time excessively.




The component values are determined by the input frequency and should be selected so as not to affect the input bandwidth.

Table 11.	RC coupling versus in	nput frequency,	typical values
-----------	-----------------------	-----------------	----------------

Input frequency (MHz)	Resistance (Ω)	Capacitance (pF)
3 MHz	25 Ω	12 pF
70 MHz	12 Ω	8 pF
170 MHz	12 Ω	8 pF

11.2.3 Transformer


The configuration of the transformer circuit is determined by the input frequency. The configuration shown in Figure 18 would be suitable for a baseband application.



ADC1610S_SER 4

Single 16-bit ADC; CMOS or LVDS DDR digital output

The configuration shown in Figure 19 is recommended for high frequency applications. In both cases, the choice of transformer is a compromise between cost and performance.



11.3 System reference and power management

11.3.1 Internal/external references

The ADC1610S has a stable and accurate built-in internal reference voltage to adjust the ADC full-scale. This reference voltage can be set internally via SPI or with pins VREF and SENSE (programmable in 1 dB steps between 0 dB and –6 dB via control bits INTREF[2:0] when bit INTREF_EN = logic 1; see Table 22). See Figure 21 to Figure 24. The equivalent reference circuit is shown in Figure 20. An external reference is also possible by providing a voltage on pin VREF as described in Figure 23.

Single 16-bit ADC; CMOS or LVDS DDR digital output




Fig 20. Reference equivalent schematic

If bit INTREF_EN is set to logic 0, the reference voltage is determined either internally or externally as detailed in Table 12.

Table 12. Reference selection

Selection	SPI bit INTREF_EN	SENSE pin	VREF pin	Full-scale (p-p)
internal (Figure 21)	0	AGND	330 pF capacitor to AGND	2 V
internal (Figure 22)	0	pin VREF conr a 330 pF capad	ected to pin SENSE and via citor to AGND	1 V
external (Figure 23)	0	V _{DDA}	external voltage between 0.5 V and 1 V ^[1]	1 V to 2 V
internal via SPI (Figure 24)	1	pin VREF conr 330 pF capacit	ected to pin SENSE and via or to AGND	1 V to 2 V

[1] The voltage on pin VREF is doubled internally to generate the internal reference voltage.

Single 16-bit ADC; CMOS or LVDS DDR digital output




Figure 21 to Figure 24 illustrate how to connect the SENSE and VREF pins to select the required reference voltage source.

11.3.2 Programmable full-scale


The full-scale is programmable between 1 V (p-p) to 2 V (p-p) (see Table 13).

Table 13. Reference SPI gain control

INTREF[2:0]	Gain (dB)	Full-scale (V (p-p))	
000	0	2	
001	-1	1.78	
010	-2	1.59	
011	-3	1.42	
100	-4	1.26	
101	-5	1.12	
110	-6	1	
111	reserved	x	

11.3.3 Common-mode output voltage (V_{O(cm)})

A 0.1 μ F filter capacitor should be connected between pin VCM and ground to ensure a low-noise common-mode output voltage. When AC-coupled, pin VCM can be used to set the common-mode reference for the analog inputs, for instance via a transformer middle point.




11.3.4 Biasing

The common-mode input voltage ($V_{I(cm)}$) on pins INP and INM should be set externally to $0.5V_{DDA}$ for optimal performance and should always be between 0.9 V and 2 V.


11.4 Clock input

11.4.1 Drive modes

The ADC1610S can be driven differentially (LVPECL). It can also be driven by a single-ended Low Voltage Complementary Metal Oxide Semiconductor (LVCMOS) signal connected to pin CLKP (pin CLKM should be connected to ground via a capacitor) or pin CLKM (pin CLKP should be connected to ground via a capacitor).




Single 16-bit ADC; CMOS or LVDS DDR digital output



11.4.2 Equivalent input circuit

The equivalent circuit of the input clock buffer is shown in Figure 29. The common-mode voltage of the differential input stage is set via internal 5 k Ω resistors.



Single-ended or differential clock inputs can be selected via the SPI interface (see Table 21). If single-ended is enabled, the input pin (CLKM or CLKP) is selected via control bit SE_SEL.

If single-ended is implemented without setting bit SE_SEL to the appropriate value, the unused pin should be connected to ground via a capacitor.

11.4.3 Duty cycle stabilizer

The duty cycle stabilizer can improve the overall performance of the ADC by compensating the duty cycle of the input clock signal. When the duty cycle stabilizer is active (bit DCS_EN = logic 1; see Table 21), the circuit can handle signals with duty cycles of between 30 % and 70 % (typical). When the duty cycle stabilizer is disabled (DCS_EN = logic 0), the input clock signal should have a duty cycle of between 45 % and 55 %.

11.4.4 Clock input divider


The ADC1610S contains an input clock divider that divides the incoming clock by a factor of 2 (when bit CLKDIV = logic 1; see Table 21). This feature allows the user to deliver a higher clock frequency with better jitter performance, leading to a better SNR result once acquisition has been performed.

11.5 Digital outputs

11.5.1 Digital output buffers: CMOS mode

The digital output buffers can be configured as CMOS by setting bit LVDS_CMOS to logic 0 (see Table 23).


Each digital output has a dedicated output buffer. The equivalent circuit of the CMOS digital output buffer is shown in Figure 30. The buffer is powered by a separate power supply, pins OGND and VDDO, to ensure 1.8 V to 3.3 V compatibility and is isolated from the ADC core. Each buffer can be loaded by a maximum of 10 pF.



The output resistance is 50 Ω and is the combination of an internal resistor and the equivalent output resistance of the buffer. There is no need for an external damping resistor. The drive strength of both data and DAV buffers can be programmed via the SPI in order to adjust the rise and fall times of the output digital signals (see Table 30):

11.5.2 Digital output buffers: LVDS DDR mode

The digital output buffers can be configured as LVDS DDR by setting bit LVDS_CMOS to logic 1 (see Table 23).



Each output should be terminated externally with a 100 Ω resistor (typical) at the receiver

Each output should be terminated externally with a 100 Ω resistor (typical) at the receiver side (Figure 31) or internally via SPI control bits LVDS_INT_TER[2:0] (see Figure 32 and Table 32).




Fig 31. LVDS DDR digital output buffer - internally terminated

The default LVDS DDR output buffer current is set to 3.5 mA. It can be programmed via the SPI (bits DAVI[1:0] and DATAI[1:0]; see Table 31) in order to adjust the output logic voltage levels.

Table 14. LVDS DDR output register 2	
LVDS_INT_TER[1:0]	Resistor value (Ω)
000	no internal termination
001	300
010	180
011	110
100	150
101	100
110	81
111	60

11.5.3 DAta Valid (DAV) output clock

A data valid output clock signal (DAV) can be used to capture the data delivered by the ADC1610S. Detailed timing diagrams for CMOS and LVDS DDR modes are shown in Figure 4 and Figure 5 respectively.

11.5.4 Out-of-Range (OTR)

An out-of-range signal is provided on pin OTR. The latency of OTR is fourteen clock cycles. The OTR response can be speeded up by enabling Fast OTR (bit FASTOTR = logic 1; see Table 29). In this mode, the latency of OTR is reduced to only four clock cycles. The Fast OTR detection threshold (below full-scale) can be programmed via bits FASTOTR_DET[2:0].

FASTOTR_DET[2:0]	Detection level (dB)	
000	-20.56	
001	-16.12	
010	-11.02	
011	-7.82	
100	-5.49	
101	-3.66	
110	-2.14	
111	-0.86	

Table 15.Fast OTR register

11.5.5 Digital offset

By default, the ADC1610S delivers output code that corresponds to the analog input. However it is possible to add a digital offset to the output code via the SPI (bits DIG_OFFSET[5:0]; see Table 25).

11.5.6 Test patterns

For test purposes, the ADC1610S can be configured to transmit one of a number of predefined test patterns (via bits TESTPAT_SEL[2:0]; see Table 26). A custom test pattern can be defined by the user (TESTPAT_USER[15:0]; see Table 27 and Table 28) and is selected when TESTPAT_SEL[2:0] = 101. The selected test pattern is transmitted regardless of the analog input.

Single 16-bit ADC; CMOS or LVDS DDR digital output

11.5.7 Output codes versus input voltage

Table 16. Ou	tput codes		
$V_{INP} - V_{INM}$	Offset binary	Two's complement	OTR pin
< -1	0000 0000 0000 0000	1000 0000 0000 0000	1
-1	0000 0000 0000 0000	1000 0000 0000 0000	0
-0.99996948	0000 0000 0000 0001	1000 0000 0000 0001	0
-0.99993896	0000 0000 0000 0010	1000 0000 0000 0010	0
-0.99990845	0000 0000 0000 0011	1000 0000 0000 0011	0
-0.99987793	0000 0000 0000 0100	1000 0000 0000 0100	0
			0
-0.00006104	0111 1111 1111 1110	1111 1111 1111 1110	0
-0.00003052	0111 1111 1111 1111	1111 1111 1111 1111	0
0	1000 0000 0000 0000	0000 0000 0000 0000	0
+0.00003052	1000 0000 0000 0001	0000 0000 0000 0001	0
+0.00006104	1000 0000 0000 0010	0000 0000 0000 0010	0
			0
+0.99987793	1111 1111 1111 1011	0111 1111 1111 1011	0
+0.99990845	1111 1111 1111 1100	0111 1111 1111 1100	0
+0.99993896	1111 1111 1111 1101	0111 1111 1111 1101	0
+0.99996948	1111 1111 1111 1110	0111 1111 1111 1110	0
+1	1111 1111 1111 1111	0111 1111 1111 1111	0
> +1	1111 1111 1111 1111	0111 1111 1111 1111	1

11.6 Serial peripheral interface

11.6.1 Register description

The ADC1610S serial interface is a synchronous serial communications port that allows easy interfacing with many commonly-used microprocessors. It provides access to the registers that control the operation of the chip.

This interface is configured as a 3-wire type (SDIO as bidirectional pin)

Pin SCLK is the serial clock input and pin \overline{CS} is the chip select pin.

Each read/write operation is initiated by a LOW level on pin \overline{CS} . A minimum of three bytes is transmitted (two instruction bytes and at least one data byte). The number of data bytes is determined by the value of bits W1 and W2 (see Table 18).

Table 17. Instruction bytes for the SPI

	MSB							LSB
Bit	7	6	5	4	3	2	1	0
Description	R/W ^[1]	W1 ^[2]	W0 ^[2]	A12	A11	A10	A9	A8
	A7	A6	A5	A4	A3	A2	A1	A0

[1] Bit R/W indicates whether it is a read (logic 1) or a write (logic 0) operation.

[2] Bits W1 and W0 indicate the number of bytes to be transferred after the instruction byte (see Table 18).


Table To.	Number	r of data bytes to be transferred after the instruction bytes
W1	W0	Number of bytes transmitted
0	0	1 byte
0	1	2 bytes
1	0	3 bytes
1	1	4 bytes or more

 Fable 18.
 Number of data bytes to be transferred after the instruction bytes

Bits A12 to A0 indicate the address of the register being accessed. In the case of a multiple byte transfer, this address is the first register to be accessed. An address counter is increased to access subsequent addresses.

The steps involved in a data transfer are as follows:

- 1. A falling edge on $\overline{\text{CS}}$ in combination with a rising edge on SCLK determine the start of communications.
- 2. The first phase is the transfer of the 2-byte instruction.
- 3. The second phase is the transfer of the data which can vary in length but is always a multiple of 8 bits. The MSB is always sent first (for instruction and data bytes).
- 4. A rising edge on \overline{CS} indicates the end of data transmission.



11.6.2 Default modes at start-up

During circuit initialization it does not matter which output data standard has been selected. At power-up, the device enters Pin control mode.

A falling edge on CS triggers a transition to SPI control mode. When the ADC1610S enters SPI control mode, the output data standard (CMOS/LVDS DDR) is determined by the level on pin SDIO (see Figure 33). Once in SPI control mode, the output data standard can be changed via bit LVDS_CMOS in Table 23.

When the ADC1610S enters SPI control mode, the output data format (two's complement or offset binary) is determined by the level on pin SCLK (gray code can only be selected via the SPI). Once in SPI control mode, the output data format can be changed via bit DATA_FORMAT[1:0] in Table 23.

Single 16-bit ADC; CMOS or LVDS DDR digital output




Table 19.	Register allocation map	on map									
Addr	Register name	R/W					Bit definition				Default
Нех			Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Bin
0005	Reset and operating mode	RW	SW_RST		RESERVED[2:0]) [2:0]	1	1	OP_MODE[1:0]	DE[1:0]	0000
0000	Clock	RW	I	I	1	SE_SEL	DIFF_SE	I	CLKDIV	DCS_EN	0000 0001
0008	Internal reference	RM	I	ı	I	I	INTREF_EN	INT	INTREF[2:0]		0000
0011	Output data standard	RW	I	I	1	LVDS_CMOS	OUTBUF	OUTBUS_SWAP	DATA_FORMAT[1:0]		0000
0012	Output clock	RW	I	I	1	1	DAVINV	DAVPI	DAVPHASE[2:0]		0000 1110
0013	Offset	RM	I	ı			DIG_OFFSET[5:0]	[5:0]			0000
0014	Test pattern 1	RM	I	ı	I	I	I	TESTP	TESTPAT_SEL[2:0]		0000
0015	Test pattern 2	RW				TEST	TESTPAT_USER[15:8]				0000
0016	Test pattern 3	RW				TES	TESTPAT_USER[7:0]				0000
0017	Fast OTR	RW	I	I	I	I	FASTOTR	FASTOT	FASTOTR_DET[2:0]		0000
0020	CMOS output	RW	I	I	I	I	DAV_DRV[1:0]	רי]אד	DATA_DRV[1:0]	RV[1:0]	0000 1110
0021	LVDS DDR 0/P 1	RM	I	ı	DAVI_x2_EN	DA	DAVI[1:0]	DATAI_x2_EN	DATAI[1:0]		0000
0022	LVDS DDR O/P 2	RM	ı	I	ı	I	BIT_BYTE_WISE	LVDS_IN	LVDS_INT_TER[2:0]	_	0000

ADC1610S series

© IDT 2012. All rights reserved.

ADC1610S_SER 4

Product data sheet

11.6.3 Register allocation map

30 of 38

Single 16-bit ADC; CMOS or LVDS DDR digital output

Table 20. Reset and operating mode control register (address 0005h) bit description Default values are highlighted. Image: Control register (address 0005h) bit description

Bit	Symbol	Access	Value	Description
7	SW_RST	R/W		reset digital section
			0	no reset
			1	performs a reset of the SPI registers
6 to 4	RESERVED[2:0]		000	reserved
3 to 2	-		00	not used
1 to 0	OP_MODE[1:0]	R/W		operating mode
			00	normal (power-up)
			01	power-down
			10	sleep
			11	normal (power-up)

Table 21. Clock control register (address 0006h) bit description Default values are highlighted. Image: Clock control register (address 0006h) bit description

Bit	Symbol	Access	Value	Description
7 to 5	-		000	not used
4	SE_SEL	R/W		single-ended clock input pin select
			0	CLKM
			1	CLKP
3	DIFF_SE	R/W		differential/single-ended clock input select
			0	fully differential
			1	single-ended
2	-		0	not used
1	CLKDIV	R/W		clock input divide by 2
			0	disabled
			1	enabled
0	DCS_EN	R/W		duty cycle stabilizer
			0	disabled
			1	enabled
			1	enabled

Single 16-bit ADC; CMOS or LVDS DDR digital output

Table 22. Internal reference control register (address 0008h) bit description

Default values are highlighted.

	· · · · · · · · · · · · · · · · · · ·			
Bit	Symbol	Access	Value	Description
7 to 4	-		0	not used
3	INTREF_EN	R/W		programmable internal reference enable
			0	disable
			1	active
2 to 0	INTREF[2:0]	R/W		programmable internal reference
			000	FS = 2 V
			001	FS = 1.78 V
			010	FS = 1.59 V
			011	FS = 1.42 V
			100	FS = 1.26 V
			101	FS = 1.12 V
			110	FS = 1 V
			111	reserved

Table 23. Output data standard control register (address 0011h) bit description Default values are highlighted. Image: Control register (address 0011h)

Bit	Symbol	Access	Value	Description
7 to 5	-		000	not used
4	LVDS_CMOS	R/W		output data standard: LVDS DDR or CMOS
			0	CMOS
			1	LVDS DDR
3	OUTBUF	R/W		output buffers enable
			0	output enabled
			1	output disabled (high-Z)
2	OUTBUS_SWAP		0	outbus swapping
			0	no swapping
			1	output bus is swapping (MSB becomes LSB and vice versa)
1 to 0	DATA_FORMAT[1:0]	R/W		output data format
			00	offset binary
			01	two's complement
			10	gray code
			11	offset binary

Single 16-bit ADC; CMOS or LVDS DDR digital output

Table 24. Output clock register (address 0012h) bit description

Bit	Symbol	Access	Value	Description
7 to 4	-		0000	not used
3	DAVINV	R/W		output clock data valid (DAV) polarity
			0	normal
			1	inverted
2 to 0	DAVPHASE[2:0]	R/W		DAV phase select
			000	output clock shifted (ahead) by 6/16 \times t_{clk}
			001	output clock shifted (ahead) by 5/16 \times t_{clk}
			010	output clock shifted (ahead) by 4/16 \times t_{clk}
			011	output clock shifted (ahead) by 3/16 \times t_{clk}
			100	output clock shifted (ahead) by 2/16 \times t_{clk}
			101	output clock shifted (ahead) by $1/16 \times t_{clk}$
			110	default value as defined in timing section
			111	output clock shifted (delayed) by 1/16 $ imes$ t _{clk}

Table 25. Offset register (address 0013h) bit description Default values are highlighted. Image: Comparison of the second seco

	aldoo alo ingiligilioa.			
Bit	Symbol	Access	Value	Description
7 to 6	-		00	not used
5 to 0	DIG_OFFSET[5:0]	R/W		digital offset adjustment
			011111	+31 LSB
			000000	0
			100000	-32 LSB

Table 26. Test pattern register 1 (address 0014h) bit description Default values are highlighted. Image: Comparison of the comparison o

Bit	Symbol	Access	Value	Description
7 to 3	-		00000	not used
2 to 0	TESTPAT_SEL[2:0]	R/W		digital test pattern select
			000	off
			001	mid scale
			010	–FS
			011	+FS
			100	toggle '11111111'/'00000000'
			101	custom test pattern
			110	ʻ10101010.'
			111	'0101010'

Single 16-bit ADC; CMOS or LVDS DDR digital output

Table 27. Test pattern register 2 (address 0015h) bit description

Default values are highlighted.

Bit	Symbol	Access	Value	Description
7 to 0	TESTPAT_USER[15:8]	R/W	0000000	custom digital test pattern (bits 13 to 6)

Table 28. Test pattern register 3 (address 0016h) bit description

Default values are highlighted.

Bit	Symbol	Access	Value	Description
7 to 0	TESTPAT_USER[7:0]	R/W	00000000	custom digital test pattern (bits 7 to 0)

Table 29. Fast OTR register (address 0017h) bit description

Default values are highlighted.

	i al co che che gi li gi li co che gi			
Bit	Symbol	Access	Value	Description
7 to 4	-		0000	not used
3	FASTOTR	R/W		fast OuT-of-Range (OTR) detection
			0	disabled
			1	enabled
2 to 0	FASTOTR_DET[2:0]	R/W		set fast OTR detect level
			000	–20.56 dB
			001	–16.12 dB
			010	–11.02 dB
			011	-7.82 dB
			100	–5.49 dB
			101	–3.66 dB
			110	–2.14 dB
			111	–0.86 dB

Table 30.CMOS output register (address 0020h) bit descriptionDefault values are highlighted.

Bit	Symbol	Access	Value	Description			
7 to 4	-		0000	not used			
3 to 2	DAV_DRV[1:0]	R/W		drive strength for DAV CMOS output buffer			
			00	low			
			01	medium			
			10	high			
			11	very high			
1 to 0	DATA_DRV[1:0]	R/W	drive strength for DATA CMOS output buffer				
			00	low			
			01	medium			
			10	high			
			11	very high			

Single 16-bit ADC; CMOS or LVDS DDR digital output

Table 31. LVDS DDR output register 1 (address 0021h) bit description

Default values are highlighted.


Bit	Symbol	Access	Value	Description
7 to 6	-		00	not used
5	DAVI_x2_EN	R/W		double LVDS current for DAV LVDS buffer
			0	disabled
			1	enabled
4 to 3	DAVI[1:0]	R/W		LVDS current for DAV LVDS buffer
			00	3.5 mA
			01	4.5 mA
			10	1.25 mA
			11	2.5 mA
2	DATAI_x2_EN	R/W		double LVDS current for DATA LVDS buffer
			0	disabled
			1	enabled
1 to 0	DATAI[1:0]	R/W		LVDS current for DATA LVDS buffer
			00	3.5 mA
			01	4.5 mA
			10	1.25 mA
			11	2.5 mA

Table 32. LVDS DDR output register 2 (address 0022h) bit description Default values are highlighted.

Bit	Symbol	Access	Value	Description
7 to 4	-		0000	not used
3	BIT_BYTE_WISE	R/W		DDR mode for LVDS output
			0	bit wise (even data bits output on DAV rising edge/odd data bits output on DAV falling edge)
			1	byte wise (MSB data bits output on DAV rising edge/LSB data bits output on DAV falling edge)
2 to 0	LVDS_INT_TER[2:0]	R/W		internal termination for LVDS buffer (DAV and DATA)
			000	no internal termination
			001	300 Ω
			010	180 Ω
			011	110 Ω
			100	150 Ω
			101	100 Ω
			110	81 Ω
			111	60 Ω

Single 16-bit ADC; CMOS or LVDS DDR digital output

12. Package outline



HVQFN40: plastic thermal enhanced very thin guad flat package; no leads;

Fig 35. Package outline SOT618-1 (HVQFN40)

ADC1610S_SER 4

Product data sheet

Single 16-bit ADC; CMOS or LVDS DDR digital output

13. Revision history

Table 33.Revision history				
Document ID	Release date	Data sheet status	Change notice	Supersedes
ADC1610S_SER v.4	20120702	Product data sheet	-	ADC1610S_SER_3
ADC1610S_SER v.3	20110125	Product data sheet	-	ADC1610S_SER_2
Modifications:	 Text and dra SOT618-6 cl 35 "Package 	tatus changed from Obje wings updated througho nanged to SOT618-1. Se outline SOT618-1 (HVC "Typical characteristics"	ut entire dat ee Table 1 " QFN40)".	ta sheet. Ordering information" and Figure
ADC1610S_SER_2	20100412	Objective data sheet	-	ADC1610S125_1
ADC1610S125_1	20090528	Objective data sheet	-	-

14. Contact information

For more information or sales office addresses, please visit: http://www.idt.com

Single 16-bit ADC; CMOS or LVDS DDR digital output

15. Contents

1	General description 1
2	Features and benefits 1
3	Applications
4	Ordering information
5	Block diagram 2
6	Pinning information 3
6.1	Pinning
6.2	Pin description 3
7	Limiting values 5
8	Thermal characteristics 5
9	Static characteristics 6
10	Dynamic characteristics
10.1	Dynamic characteristics
10.2	Clock and digital output timing 10
10.3	SPI timings
10.4	Typical characteristics 13
11	Application information
11.1	Device control 16
11.1.1	SPI and Pin control modes
11.1.2	Operating mode selection
11.1.3	Selecting the output data standard 16
11.1.4	Selecting the output data format 17
11.2	Analog inputs
11.2.1	Input stage 17
11.2.2	Anti-kickback circuitry
11.2.3	Transformer 18

11.3 11.3.1	System reference and power management Internal/external references	19 19
11.3.2	Programmable full-scale	21
11.3.3	Common-mode output voltage $(V_{O(cm)})$	22
11.3.4	Biasing	22
11.4	Clock input	22
11.4.1	Drive modes	22
11.4.2	Equivalent input circuit	23
11.4.3	Duty cycle stabilizer	24
11.4.4	Clock input divider	24
11.5	Digital outputs	24
11.5.1	Digital output buffers: CMOS mode	24
11.5.2	Digital output buffers: LVDS DDR mode	25
11.5.3	DAta Valid (DAV) output clock	26
11.5.4	Out-of-Range (OTR)	26
11.5.5	Digital offset	26
11.5.6	Test patterns	26
11.5.7	Output codes versus input voltage	27
11.6	Serial peripheral interface	27
11.6.1	Register description	27
11.6.2	Default modes at start-up	28
11.6.3	Register allocation map	30
12	Package outline	36
13	Revision history	37
14	Contact information	37
15	Contents	38