

Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of http://www.nxp.com, http://www.nxp.com, http://www.nexperia.com, http://www.nexperia.com)

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use salesaddresses@nexperia.com (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

INTEGRATED CIRCUITS

DATA SHEET

74F109Positive J-K positive edge-triggered flip-flops

Product specification

1990 Oct 23

IC15 Data Handbook





Postive J-K positive edge-triggered flip-flops

74F109

FEATURE


Industrial temperature range available (-40°C to +85°C)

DESCRIPTION

The 74F109 is a dual positive edge-triggered JK-type flip-flop featuring individual J, \overline{K} , clock, set, and reset inputs; also true and complementary outputs. Set (\overline{SD}) and reset (\overline{RD}) are asynchronous active low inputs and operate independently of the clock (\overline{CP}) input. The J and \overline{K} are edge-triggered inputs which control the state changes of the flip-flops as described in the function table. Clock triggering occurs at a voltage level and is not directly related to the transition time of the positive-going pulse. The J and \overline{K} inputs must be stable just one setup time prior to the low-to-high transition of the clock for predictable operation. The J \overline{K} design allows operation as a D flip-flop by tying J and \overline{K} inputs together. Although the clock input is level sensitive, the positive transition of the clock pulse between the 0.8V and 2.0V levels should be equal to or less than the clock to output delay time for reliable operation.

TYPE	TYPICAL f _{max}	TYPICAL SUPPLY CURRENT (TOTAL)
74F109	125MHz	12.3mA

PIN CONFIGURATION



ORDERING INFORMATION


	ORDER	CODE					
DESCRIPTION	COMMERCIAL RANGE INDUSTRIAL RANGE $V_{CC} = 5V \pm 10\%$, $T_{amb} = 0^{\circ}C$ to $+70^{\circ}C$ $V_{CC} = 5V \pm 10\%$, $T_{amb} = -40^{\circ}C$ to $+85^{\circ}C$						
16-pin plastic DIP	N74F109N	I74F109N	SOT38-4				
16-pin plastic SO	N74F109D	I74F109D	SOT109-1				

INPUT AND OUTPUT LOADING AND FAN OUT TABLE


PINS	DESCRIPTION	74F (U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
J0, J1	J inputs	1.0/1.0	20μA/0.6mA
₹0, ₹1	K inputs	1.0/1.0	20μA/0.6mA
CP0, CP1	Clock inputs (active rising edge)	1.0/1.0	20μA/0.6mA
SD0, SD1	Set inputs (active Low)	1.0/3.0	20μA/1.8mA
RD0, RD1	Reset inputs (active Low)	1.0/3.0	20μA/1.8mA
Q0, Q1, Q0, Q1	Data outputs	50/33	1.0mA/20mA

NOTE: One (1.0) FAST unit load is defined as: 20μA in the High state and 0.6mA in the Low state.

LOGIC SYMBOL




IEC/IEEE SYMBOL



Postive J-K positive edge-triggered flip-flops

74F109

LOGIC DIAGRAM



FUNCTION TABLE

	II	NPUT	3		OUT	PUTS	OPERATING MODE
SD	RD	СР	J	K	Q	Q	OI ENATING MODE
L	Н	Х	Х	Х	Н	L	Asynchronous set
Н	L	Х	Х	Х	L	Н	Asynchronous reset
L	L	Х	Х	Х	Н	Н	Undetermined*
Н	Н	1	Х	Х	q	q	Hold
Н	Н	1	h	Ι	q	q	Toggle
Н	Н	1	h	h	Н	L	Load "1" (set)
Н	Н	1	I	I	L	Н	Load "0" (reset)
Н	Н	\uparrow	I	h	q	q	Hold 'no change"

NOTES:

H = High-voltage level

High-voltage level one setup time prior to low-to-high clock transition

Low-voltage level

= Low-voltage level one setup time prior to low-to-high clock transition

Lower case indicate the state of the referenced output prior to the low-to-high clock transition

Don't care X ↑ ↑ *

= Low-to-high clock transition
= Not low-to-high clock transition

Both outputs will be high if both SD and RD go low

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limit set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free air temperature range.)

SYMBOL	PARAMETER		RATING	UNIT
V _{CC}	Supply voltage		-0.5 to +7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V	
I _{IN}	Input current		−30 to +5	mA
V _{OUT}	Voltage applied to output in High output state	−0.5 to V _{CC}	V	
I _{OUT}	Current applied to output in Low output state		40	mA
_		Commercial range	0 to +70	°C
T _{amb}	Operating free-air temperature range	Industrial range	-40 to +85	°C
T _{stg}	Storage temperature range		-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER			LIMITS		UNIT	
STIVIBUL	FARAMETER	LONGWIETEN					
V _{CC}	Supply voltage	4.5	5.0	5.5	V		
V _{IN}	High-level input voltage		2.0			V	
V _{IL}	Low-level input voltage				0.8	V	
I _{IK}	Input clamp current				-18	mA	
I _{OH}	High-level output current				-1	mA	
I _{OL}	Low-level output current				20	mA	
_	Operating free-air temperature range	Commercial range	0		+70	°C	
lamb	Operating free-all temperature range	Industrial range	-40		+85	°C	

Postive J-K positive edge-triggered flip-flops

74F109

DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER		TEST COM	NDITIONS ¹			LIMITS		UNIT
STWIBOL	PARAIVIETER		l lesi coi	ADITIONS.		MIN	TYP ²	MAX	UNIT
.,	Lligh lovel output voltage		$V_{CC} = MIN, V_{II} = MAX,$	I _{OH} = MAX	±10%V _{CC}	2.5			V
V _{OH}	High-level output voltage		V _{IH} = MIIN	IOH = IVIAX	±5%V _{CC}	2.7	3.4		V
	l and land and and are		$V_{CC} = MIN, V_{IL} = MAX,$	I _{OL} = MAX	±10%V _{CC}		0.30	0.50	V
V _{OL}	Low-level output voltage		V _{IH} = MIN		±5%V _{CC}		0.30	0.50	V
V _{IK}	Input clamp voltage		$V_{CC} = MIN, I_I = I_{IK}$		-0.73	-1.2	V		
II	Input current at maximum in	put voltage	$V_{CC} = MAX, V_I = 7.0V$					100	μΑ
I _{IH}	High-level input current		$V_{CC} = MAX, V_I = 2.7V$	$V_{CC} = MAX, V_I = 2.7V$				20	μА
	Low lovel input current	J, K̄, CPn	$V_{CC} = MAX, V_I = 0.5V$	$V_{CC} = MAX, V_I = 0.5V$				-0.6	mA
IIL	Low-level input current	SDn, RDn	$V_{CC} = MAX, V_I = 0.5V$					-1.8	mA
I _{OS}	Short-circuit output current ³		$V_{CC} = MAX$	-60		-150	mA		
Icc	Supply current ⁴ (total)		$V_{CC} = MAX$				12.3	17	mA

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at V_{CC} = 5V, T_{amb} = 25°C.
 Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

 4. Measure I_{CC} with the clock input grounded and all outputs open, then with Q and \overline{Q} outputs high in turn.

AC ELECTRICAL CHARACTERISTICS

			LIMITS							
SYMBOL	PARAMETER	TEST CONDITION	$V_{CC} = +5.0V$ $T_{amb} = +25^{\circ}C$ $C_{L} = 50pF$ $R_{L} = 500\Omega$			$V_{CC} = +5.0V \pm 10\%$ $T_{amb} = 0^{\circ}\text{C to } +70^{\circ}\text{C}$ $C_{L} = 50\text{pF}$ $R_{L} = 500\Omega$		$V_{CC} = +5.0V \pm 10\%$ $T_{amb} = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{MAX}	Maximum clock frequency	Waveform 1	90	125		90		90		MHz
t _{PLH} t _{PHL}	Propagation delay CPn to Qn or Qn	Waveform 1	3.8 4.4	5.3 6.2	7.0 8.0	3.8 4.4	8.0 9.2	3.8 4.4	9.0 9.2	ns
t _{PLH} t _{PHL}	Propagation delay SDn, RD to Qn or Qn	Waveform 2, 3	3.2 3.5	5.2 7.0	7.0 9.0	3.2 3.5	8.0 10.5	2.8 3.5	9.0 10.5	ns

AC SETUP REQUIREMENTS

						LI	MITS			
SYMBOL	PARAMETER	TEST CONDITION	T _{an}	V_{CC} = +5.0V T_{amb} = +25°C C_L = 50pF R_L = 500 Ω			$V_{CC} = +5.0V \pm 10\%$ $T_{amb} = 0^{\circ}C \text{ to } +70^{\circ}C$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		$V_{CC} = +5.0V \pm 10\%$ $T_{amb} = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_{L} = 50pF$ $R_{L} = 500\Omega$	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{su} (H) t _{su} (L)	Setup time, high or low Dn to CPn	Waveform 1	3.0 3.0			3.0 3.0		3.0 3.0		ns
t _h (H) t _h (L)	Hold time, high or low Dn to CPn	Waveform 1	1.0 1.0			1.0 1.0		1.0 1.0		ns
t _w (H) t _w (L)	CP pulse width, high or low	Waveform 1	4.0 5.0			4.0 5.0		4.0 5.0		ns
t _w (L)	SDn or RDn pulse width, low	Waveform 2	4.0			4.0		4.0		ns
t _{rec}	Recovery time SDn or RDn to CP	Waveform 3	2.0			2.0		2.0		ns


Postive J-K positive edge-triggered flip-flops

74F109


AC WAVEFORMS

For all waveforms, $V_M = 1.5V$.


The shaded areas indicate when the input is permitted to change for predictable output performance.



Waveform 1. Propagation Delay for Data to Output, Data Setup Time and Hold Times, and Clock Width,and Maximum Clock Frequency



Waveform 2. Propagation Delay for Set and Reset to Output, Set and Reset Pulse Width




Waveform 3. Recovery Timer for Set or Reset to Clock

Postive J-K positive edge-triggered flip-flops

74F109

TEST CIRCUIT AND WAVEFORMS



see AC ELECTRICAL CHARACTERISTICS for value. Load capacitance includes jig and probe capacitance; see AC ELECTRICAL CHARACTERISTICS for value. Termination resistance should be equal to Z_{OUT} of

pulse generators.

family	INPUT PULSE REQUIREMENTS									
iaiiiiy	amplitude	V _M	rep. rate	t _w	t _{TLH}	t _{THL}				
74F	3.0V	1.5V	1MHz	500ns	2.5ns	2.5ns				


SF00006

Positive J-K positive edge-triggered flip-flops

74F109

DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	b ₂	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	M _H	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	1.25 0.85	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	0.76
inches	0.17	0.020	0.13	0.068 0.051	0.021 0.015	0.049 0.033	0.014 0.009	0.77 0.73	0.26 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.030

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT38-4						92-11-17 95-01-14


1990 Oct 23

Positive J-K positive edge-triggered flip-flops

74F109

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01				0.16 0.15	0.050	0.244 0.228	0.041	0.039 0.016		0.01	0.01	0.004	0.028 0.012	0°

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	1330E DATE	
SOT109-1	076E07S	MS-012AC				95-01-23 97-05-22	

8

Positive J- \overline{K} positive edge-triggered flip-flops

74F109

NOTES

9

Positive J-K positive edge-triggered flip-flops

74F109

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

^[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 10-98

Document order number: 9397-750-05069

Let's make things better.

Philips Semiconductors



