

Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with interrupt and reset

Rev. 01 — 1 February 2007

**Product data sheet** 

# 1. General description

The PCA9673 provides general purpose remote I/O expansion for most microcontroller families via the two-line bidirectional bus ( $I^2$ C-bus) and is a part of the Fast-mode Plus family.

The PCA9673 is a drop in upgrade for the PCF8575 providing higher Fast-mode Plus (Fm+) I<sup>2</sup>C-bus speeds (1 MHz versus 400 kHz) so that the output can support PWM dimming of LEDs, higher I<sup>2</sup>C-bus drive (30 mA versus 3 mA) so that many more devices can be on the bus without the need for bus buffers, higher total package sink capacity (400 mA versus 100 mA) that supports having all 25 mA LEDs on at the same time and more device addresses (16 versus 8) are available to allow many more devices on the bus without address conflicts.

The difference between the PCA9673 and the PCF8575 is that the A2 address pin is replaced by a RESET input on the PCA9673.

The device consists of a 16-bit quasi-bidirectional port and an I<sup>2</sup>C-bus interface. The PCA9673 has a low current consumption and includes latched outputs with 25 mA high current drive capability for directly driving LEDs.

It also possesses an interrupt line ( $\overline{INT}$ ) which can be connected to the interrupt logic of the microcontroller. By sending an interrupt signal on this line, the remote I/O can inform the microcontroller if there is incoming data on its ports without having to communicate via the I<sup>2</sup>C-bus.

The internal Power-On Reset (POR), hardware reset pin (RESET) or software reset sequence initializes the I/Os as inputs.

# 2. Features

- 1 MHz I<sup>2</sup>C-bus interface
- Compliant with the I<sup>2</sup>C-bus Fast and Standard modes
- SDA with 30 mA sink capability for 4000 pF buses
- 2.3 V to 5.5 V operation with 5.5 V tolerant I/Os
- 16-bit remote I/O pins that default to inputs at power-up
- Latched outputs with 25 mA sink capability for directly driving LEDs
- Total package sink capability of 400 mA
- Active LOW open-drain interrupt output
- 16 programmable slave addresses using 2 address pins
- Readable device ID (manufacturer, device type, and revision)



- Low standby current
- -40 °C to +85 °C operation
- ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per JESD22-A115, and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JEDEC standard JESD78 which exceeds 100 mA
- Packages offered: SO24, SSOP24, QSOP24, TSSOP24, HVQFN24, DHVQFN24

# 3. Applications

- LED signs and displays
- Servers
- Industrial control
- Medical equipment
- PLCs
- Cellular telephones
- Gaming machines
- Instrumentation and test measurement

# 4. Ordering information


#### Table 1.Ordering information


Type number	Topside	Package	Package							
	mark	Name	Description	Version						
PCA9673D	PCA9673D	SO24	plastic small outline package; 24 leads; body width 7.5 mm	SOT137-1						
PCA9673DB	PCA9673DB	SSOP24	plastic shrink small outline package; 24 leads; body width 5.3 mm	SOT340-1						
PCA9673DK	PCA9673	SSOP24 <sup>[1]</sup>	plastic shrink small outline package; 24 leads; body width 3.9 mm; lead pitch 0.635 mm	SOT556-1						
PCA9673PW	PCA9673PW	TSSOP24	plastic thin shrink small outline package; 24 leads; body width 4.4 mm	SOT355-1						
PCA9673BQ	9673	DHVQFN24	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 24 terminals; body $3.5 \times 5.5 \times 0.85$ mm	SOT815-1						
PCA9673BS	9673	HVQFN24	plastic thermal enhanced very thin quad flat package; no leads; 24 terminals; body $4\times4\times0.85$ mm	SOT616-1						

[1] Also known as QSOP24.

### Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with interrupt and reset


# 5. Block diagram






# 6. Pinning information

# 6.1 Pinning



### Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with interrupt and reset



## 6.2 Pin description

#### Table 2. Pin description

	Findescription					
Symbol	Pin		Description			
	SO24, SSOP24, TSSOP24, DHVQFN24	HVQFN24				
INT	1	22	interrupt output (active LOW)			
AD1	2	23	address input 1			
RESET	3	24	reset input (active LOW)			
P00	4	1	quasi-bidirectional I/O 00			
P01	5	2	quasi-bidirectional I/O 01			
P02	6	3	quasi-bidirectional I/O 02			
P03	7	4	quasi-bidirectional I/O 03			
P04	8	5	quasi-bidirectional I/O 04			
P05	9	6	quasi-bidirectional I/O 05			
P06	10	7	quasi-bidirectional I/O 06			
P07	11	8	quasi-bidirectional I/O 07			
V <sub>SS</sub>	12 <mark>[1]</mark>	9 <u>[1]</u>	supply ground			
P10	13	10	quasi-bidirectional I/O 10			
P11	14	11	quasi-bidirectional I/O 11			
P12	15	12	quasi-bidirectional I/O 12			
P13	16	13	quasi-bidirectional I/O 13			
P14	17	14	quasi-bidirectional I/O 14			
P15	18	15	quasi-bidirectional I/O 15			
P16	19	16	quasi-bidirectional I/O 16			
P17	20	17	quasi-bidirectional I/O 17			
AD0	21	18	address input 0			

PCA9673\_1

Product data sheet

Table 2.	<b>Pin description</b>	continued
----------	------------------------	-----------

Symbol	Pin		Description
	SO24, SSOP24, TSSOP24, DHVQFN24	HVQFN24	-
SCL	22	19	serial clock line input
SDA	23	20	serial data line input/output
V <sub>DD</sub>	24	21	supply voltage

[1] HVQFN and DHVQFN package die supply ground is connected to both the V<sub>SS</sub> pin and the exposed center pad. The V<sub>SS</sub> pin must be connected to supply ground for proper device operation. For enhanced thermal, electrical, and board-level performance, the exposed pad needs to be soldered to the board using a corresponding thermal pad on the board, and for proper heat conduction through the board thermal vias need to be incorporated in the PCB in the thermal pad region.

# 7. Functional description

Refer to Figure 1 "Block diagram of PCA9673".


## 7.1 Device address

Following a START condition, the bus master must send the address of the slave it is accessing and the operation it wants to perform (read or write). The address of the PCA9673 is shown in Figure 9. Slave address pins AD1 and AD0 choose 1 of 16 slave addresses. To conserve power, no internal pull-up resistors are incorporated on AD1 and AD0. Address values depending on AD1 and AD0 can be found in Table 3 "PCA9673 address map".

**Remark:** The General Call address (0000 0000b) and the Device ID address (1111 100Xb) are reserved and cannot be used as device address. Failure to follow this requirement will cause the PCA9673 not to acknowledge.

**Remark:** Reserved I<sup>2</sup>C-bus addresses must be used with caution since they can interfere with:

- "reserved for future use" I<sup>2</sup>C-bus addresses (0000 011, 1111 101, 1111 110, 1111 111)
- slave devices that use the 10-bit addressing scheme (1111 0xx)
- High speed mode (Hs-mode) master code (0000 1xx)



The last bit of the first byte defines the operation to be performed. When set to logic 1 a read is selected, while a logic 0 selects a write operation.

When AD1 and AD0 are held to  $V_{DD}$  or  $V_{SS}$ , the same address as the PCF8575 is applied.

PCA9673\_1 Product data sheet

#### 7.1.1 Address maps


#### Table 3. PCA9673 address map

				nap					
AD1	AD0	A6	A5	A4	A3	A2	A1	A0	Address (hex)
SCL	$V_{SS}$	0	0	1	0	1	0	0	28h
SCL	$V_{DD}$	0	0	1	0	1	0	1	2Ah
SDA	$V_{SS}$	0	0	1	0	1	1	0	2Ch
SDA	$V_{DD}$	0	0	1	0	1	1	1	2Eh
SCL	SCL	0	0	1	1	1	0	0	38h
SCL	SDA	0	0	1	1	1	0	1	3Ah
SDA	SCL	0	0	1	1	1	1	0	3Ch
SDA	SDA	0	0	1	1	1	1	1	3Eh
$V_{SS}$	$V_{SS}$	0	1	0	0	1	0	0	48h
$V_{SS}$	$V_{DD}$	0	1	0	0	1	0	1	4Ah
$V_{DD}$	$V_{SS}$	0	1	0	0	1	1	0	4Ch
$V_{DD}$	$V_{DD}$	0	1	0	0	1	1	1	4Eh
V <sub>SS</sub>	SCL	0	1	0	1	1	0	0	58h
$V_{SS}$	SDA	0	1	0	1	1	0	1	5Ah
$V_{DD}$	SCL	0	1	0	1	1	1	0	5Ch
$V_{DD}$	SDA	0	1	0	1	1	1	1	5Eh

## 7.2 Software Reset call, and Device ID addresses

Two other different addresses can be sent to the PCA9673.

- General Call address: allows to reset the PCA9673 through the I<sup>2</sup>C-bus upon reception of the right I<sup>2</sup>C-bus sequence. See <u>Section 7.2.1 "Software Reset"</u> for more information.
- Device ID address: allows to read ID information from the device (manufacturer, part identification, revision). See <u>Section 7.2.2 "Device ID (PCA9673 ID field)</u>" for more information.



#### 7.2.1 Software Reset

The Software Reset Call allows all the devices in the  $I^2C$ -bus to be reset to the power-up state value through a specific formatted  $I^2C$ -bus command. To be performed correctly, it implies that the  $I^2C$ -bus is functional and that there is no device hanging the bus.

The Software Reset sequence is defined as following:


- 1. A START command is sent by the I<sup>2</sup>C-bus master.
- 2. The reserved General Call I<sup>2</sup>C-bus address '0000 000' with the R/W bit set to 0 (write) is sent by the I<sup>2</sup>C-bus master.
- The PCA9673 device(s) acknowledge(s) after seeing the General Call address '0000 0000' (00h) only. If the R/W bit is set to 1 (read), no acknowledge is returned to the I<sup>2</sup>C-bus master.
- 4. Once the General Call address has been sent and acknowledged, the master sends 1 byte. The value of the byte must be equal to 06h.
  - a. The PCA9673 acknowledges this value only. If the byte is not equal to 06h, the PCA9673 does not acknowledge it.

If more than 1 byte of data is sent, the PCA9673 does not acknowledge any more.

5. Once the right byte has been sent and correctly acknowledged, the master sends a STOP command to end the Software Reset sequence: the PCA9673 then resets to the default value (power-up value) and is ready to be addressed again within the specified bus free time. If the master sends a Repeated START instead, no reset is performed.

The I<sup>2</sup>C-bus master must interpret a non-acknowledge from the PCA9673 (at any time) as a 'Software Reset Abort'. The PCA9673 does not initiate a reset of its registers.

The unique sequence that initiates a Software Reset is described in Figure 12.



#### 7.2.2 Device ID (PCA9673 ID field)

The Device ID field is a 3-byte read-only (24 bits) word giving the following information:

- 8 bits with the manufacturer name, unique per manufacturer (for example, NXP Semiconductors).
- 13 bits with the part identification, assigned by manufacturer, the 7 MSBs with the category ID and the 6 LSBs with the feature ID (for example, PCA9673 16-bit quasi-output I/O expander).

PCA9673\_1 Product data sheet

• 3 bits with the die revision, assigned by manufacturer (for example, Rev X).

The Device ID is read-only, hardwired in the device and can be accessed as follows:

- 1. START command
- 2. The master sends the Reserved Device ID I<sup>2</sup>C-bus address '1111 100' with the  $R/\overline{W}$  bit set to 0 (write).
- The master sends the I<sup>2</sup>C-bus slave address of the slave device it needs to identify. The LSB is a 'Don't care' value. Only one device must acknowledge this byte (the one that has the I<sup>2</sup>C-bus slave address).
- 4. The master sends a Re-START command.


**Remark:** A STOP command followed by a START command will reset the slave state machine and the Device ID read cannot be performed.

**Remark:** A STOP command or a Re-START command followed by an access to another slave device will reset the slave state machine and the Device ID read cannot be performed.


- 5. The master sends the Reserved Device ID I<sup>2</sup>C-bus address '1111 100' with the  $R/\overline{W}$  bit set to 1 (read).
- The device ID read can be done, starting with the 8 manufacturer bits (first byte + 4 MSB of the second byte), followed by the 13 part identification bits and then the 3 die revision bits (3 LSB of the third byte).
- 7. The master ends the reading sequence by NACKing the last byte, thus resetting the slave device state machine and allowing the master to send the STOP command.

**Remark:** The reading of the Device ID can be stopped anytime by sending a NACK command.

**Remark:** If the master continues to ACK the bytes after the third byte, the PCA9673 rolls back to the first byte and keeps sending the Device ID sequence until a NACK has been detected.



For the PCA9673, the Device ID is as shown in Figure 13.



# 8. I/O programming

## 8.1 Quasi-bidirectional I/O architecture

The PCA9673's 16 ports (see Figure 2) are entirely independent and can be used either as input or output ports. Input data is transferred from the ports to the microcontroller in the Read mode (see Figure 17). Output data is transmitted to the ports in the Write mode (see Figure 16).

Every data transmission from the PCA9673 must consist of an even number of bytes, the first byte will be referred to as P07 to P00, and the second byte as P17 to P10. The third will be referred to as P07 to P00, and so on.

This quasi-bidirectional I/O can be used as an input or output without the use of a control signal for data directions. At power-on the I/Os are HIGH. In this mode only a current source ( $I_{OH}$ ) to  $V_{DD}$  is active. An additional strong pull-up to  $V_{DD}$  ( $I_{trt(pu)}$ ) allows fast rising edges into heavily loaded outputs. These devices turn on when an output is written HIGH, and are switched off by the negative edge of SCL. The I/Os should be HIGH before being used as inputs. After power-on, as all the I/Os are set HIGH, all of them can be used as inputs. Any change in setting of the I/Os as either inputs or outputs can be done with the write mode.

**Remark:** If a HIGH is applied to an I/O which has been written earlier to LOW, a large current ( $I_{OL}$ ) will flow to  $V_{SS}$ .

# 8.2 Writing to the port (Output mode)


To write, the master (microcontroller) first addresses the slave device. By setting the last bit of the byte containing the slave address to logic 0 the Write mode is entered. The PCA9673 acknowledges and the master sends the first data byte for P07 to P00. After the


PCA9673\_1 Product data sheet

first data byte is acknowledged by the PCA9673, the second data byte P17 to P10 is sent by the master. Once again, the PCA9673 acknowledges the receipt of the data. Each 8-bit data is presented on the port lines after it has been acknowledged by the PCA9673.

The number of data bytes that can be sent successively is not limited. After every two bytes, the previous data is overwritten.

The first data byte in every pair refers to Port 0 (P07 to P00), whereas the second data byte in every pair refers to Port 1 (P17 to P10). See Figure 15.





#### 8.3 Reading from a port (Input mode)


All ports programmed as input should be set to logic 1. To read, the master (microcontroller) first addresses the slave device after it receives the interrupt. By setting the last bit of the byte containing the slave address to logic 1 the Read mode is entered. The data bytes that follow on the SDA are the values on the ports. If the data on the input port changes faster than the master can read, this data may be lost.

PCA9673\_1 Product data sheet

## **NXP Semiconductors**

# PCA9673

## Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with interrupt and reset




Product data sheet

## **NXP Semiconductors**

# PCA9673

## Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with interrupt and reset



#### 8.4 Power-on reset

When power is applied to V<sub>DD</sub>, an internal Power-On Reset (POR) holds the PCA9673 in a reset condition until V<sub>DD</sub> has reached V<sub>POR</sub>. At that point, the reset condition is released and the PCA9673 registers and I<sup>2</sup>C-bus/SMBus state machine will initialize to their default states. Thereafter V<sub>DD</sub> must be lowered below 0.2 V to reset the device.

## 8.5 Interrupt output (INT)

The PCA9673 provides an open-drain interrupt (INT) which can be fed to a corresponding input of the microcontroller (see Figure 17, Figure 18, and Figure 19). This gives these chips a kind of master function which can initiate an action elsewhere in the system.


An interrupt is generated by any rising or falling edge of the port inputs. After time  $t_{(v)D}$  the signal  $\overline{INT}$  is valid.

The interrupt disappears when data on the port is changed to the original setting or data is read from or written to the device which has generated the interrupt.

In the write mode, the interrupt may become deactivated (HIGH) on the rising edge of the write to port pulse. On the falling edge of the write to port pulse the interrupt is definitely deactivated (HIGH).

The interrupt is reset in the read mode on the rising edge of the read from port pulse.

During the resetting of the interrupt itself, any changes on the I/Os may not generate an interrupt. After the interrupt is reset any change in I/Os will be detected and transmitted as an  $\overline{INT}$ .



#### 8.6 **RESET** input

A reset can be accomplished by holding the  $\overline{\text{RESET}}$  pin LOW for a minimum of  $t_{w(rst)}$ . The PCA9673 registers and I<sup>2</sup>C-bus state machine will be held in their default state until the RESET input is once again HIGH.


PCA9673\_1

# 9. Characteristics of the I<sup>2</sup>C-bus

The I<sup>2</sup>C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.


## 9.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals (see Figure 20).



### 9.1.1 START and STOP conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P) (see Figure 21.)




# 9.2 System configuration

A device generating a message is a 'transmitter'; a device receiving is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves' (see Figure 22).

## **NXP Semiconductors**

# PCA9673

Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with interrupt and reset




## 9.3 Acknowledge

The number of data bytes transferred between the START and the STOP conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse.

A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse; set-up and hold times must be taken into account.

A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.




# **10.** Application design-in information

## 10.1 Bidirectional I/O expander applications


In the 8-bit I/O expander application shown in <u>Figure 24</u>, P00 and P01 are inputs, and P02 to P07 are outputs. When used in this configuration, during a write, the input (P00 and P01) must be written as HIGH so the external devices fully control the input ports. The desired HIGH or LOW logic levels may be written to the I/Os used as outputs (P02 to P07). During a read, the logic levels of the external devices driving the input ports (P00 and P01) and the previous written logic level to the output ports (P02 to P07) will be read.

The GPIO also has an interrupt line ( $\overline{INT}$ ) that can be connected to the interrupt logic of the microprocessor. By sending an interrupt signal on this line, the remote I/O informs the microprocessor that there is incoming data or a change of data on its ports without having to communicate via the I<sup>2</sup>C-bus.



## 10.2 High current-drive load applications

The GPIO has a maximum sinking current of 25 mA per bit. In applications requiring additional drive, two port pins in the same octal may be connected together to sink up to 50 mA current. Both bits must then always be turned on or off together. Up to 8 pins (one octal) can be connected together to drive 200 mA.



PCA9673\_1

Product data sheet

### **10.3** Differences between the PCA9673 and the PCF8575

The PCA9673 is a drop in replacement for the PCF8575 and can used without electrical or software modifications, but there is a difference in interrupt output release timing during the read operation.

Write operations are identical. At the completion of each 8-bit write sequence the data is stored in its associated 8-bit write register at ACK or NACK. The first byte goes to P0n while the second goes to P1n. Subsequent writes without a STOP wrap around to P0n then P1n again. Any write will update both read registers and clear interrupts.

Read operations are identical. Both devices update the byte register with the pin data as each 8-bit read is initiated, the very first read after an address cycle corresponds to ports P0n while the second (even byte) corresponds to P1n and subsequent reads without a STOP wrap around to P0n then P1n again.

During read operations, the PCA9673 interrupt output will be cleared in a byte-wise fashion as each byte is read. Reading the first byte will clear any interrupts associated with the P0n pins. This first byte read operation will have no effect on interrupts associated with changes of state on the P1n pins. Interrupts associated with the P1n pins will be cleared when the second byte is read. Reading the second byte has no effect on interrupts associated with the changes of state on the P0x pins. The PCF8575 interrupt output will clear after reading both bytes of data regardless of whether data was changed in the first byte or the second byte or both bytes.

# **11. Limiting values**

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DD}$	supply voltage		-0.5	+6	V
I <sub>DD</sub>	supply current		-	±100	mA
I <sub>SS</sub>	ground supply current		-	±600	mA
VI	input voltage		$V_{SS}-0.5$	5.5	V
I <sub>I</sub>	input current		-	±20	mA
lo	output current		-	±50 <mark>[1]</mark>	mA
P <sub>tot</sub>	total power dissipation		-	600	mW
P/out	power dissipation per output		-	200	mW
T <sub>stg</sub>	storage temperature		-65	+150	°C
T <sub>amb</sub>	ambient temperature	operating	-40	+85	°C

#### Table 4.Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

[1] Total package (maximum) output current is 600 mA.

# 12. Static characteristics

#### Table 5. Static characteristics

 $V_{DD}$  = 2.3 V to 5.5 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 °C to +85 °C; unless otherwise specified.

$\begin{tabular}{ c c c c } \hline I_{DD} & supply current & operating mode; no load; \\ V_1 = V_{DD} or V_{SS}; f_{SCL} = 400 \ \text{KHz} & - \\ \hline V_1 = V_{DD} or V_{SS}; f_{SCL} = 400 \ \text{KHz} & - \\ \hline I_{stb} & standby current & standby mode; no load; V_1 = V_{DD} & - \\ \hline or V_{SS} & V_{POR} & power-on reset voltage & [1] & - \\ \hline Input SCL; input/output SDA & & & & & & & & & & & & & & & & & & &$	-0.5 - 0.7V <sub>DD</sub> - 20 - 25 - 30 - -1 -	200 ÷	500 10 2.0 +0.3V <sub>DD</sub> 5.5	V μΑ V V V
$\begin{split} & \text{I}_{\text{DD}} & \text{supply current} & \text{operating mode; no load;} \\ & V_1 = V_{\text{DD}} \text{ or } V_{\text{SS}}; \ f_{\text{SCL}} = 400 \text{ kHz} & \text{-} \\ & \text{I}_{\text{stb}} & \text{standby current} & \text{standby mode; no load;} V_1 = V_{\text{DD}} & \text{-} \\ & \text{or } V_{\text{SS}} & \text{or } V_{\text{SS}} & \text{-} \\ & \text{Input SCL; input/output SDA} & & & & & & & & & & & & & & & & & & &$	2 -0.5 -0.7V <sub>DD</sub> - 20 - 25 - 30 - -1 -	200 ÷	500 10 2.0 +0.3V <sub>DD</sub> 5.5	μΑ μΑ V V
VIILOW-level input voltageIII-VILLOW-level input voltageII	-0.5 - 0.7V <sub>DD</sub> - 20 - 25 - 30 - -1 -	2.5	10 2.0 +0.3V <sub>DD</sub> 5.5	μA V V
$\begin{tabular}{ c                                   $	-0.5 - 0.7V <sub>DD</sub> - 20 - 25 - 30 - -1 -	1.8	2.0 +0.3V <sub>DD</sub> 5.5	V V
$\begin{tabular}{ c c c c c } \hline Input SOL; input/output SDA \\ \hline V_{IL} & LOW-level input voltage & & & & & & & & & & & & & & & & & & &$	-0.5 - 0.7V <sub>DD</sub> - 20 - 25 - 30 - -1 -	· · · · ·	+0.3V <sub>DD</sub> 5.5	V
$\begin{array}{c c c c c c c } V_{IL} & LOW-level input voltage & & & & & & & & & & & & & & & & & & &$	0.7V <sub>DD</sub> - 20 - 25 - 30 - -1 -		5.5	
$ \begin{array}{cccc} V_{IH} & \mbox{HIGH-level input voltage} & 0 \\ I_{OL} & \mbox{LOW-level output current} & V_{OL} = 0.4 \ V; \ V_{DD} = 2.3 \ V & 2 \\ \hline V_{OL} = 0.4 \ V; \ V_{DD} = 3.0 \ V & 2 \\ \hline V_{OL} = 0.4 \ V; \ V_{DD} = 3.0 \ V & 2 \\ \hline V_{OL} = 0.4 \ V; \ V_{DD} = 4.5 \ V & 3 \\ \hline V_{OL} = 0.4 \ V; \ V_{DD} = 4.5 \ V & 3 \\ \hline V_{OL} = 0.4 \ V; \ V_{DD} = 4.5 \ V & 3 \\ \hline V_{OS} = 0.5 \ V; \ V_{DD} = 0.5 \ V; \ V_{DD} = 2.3 \ V & 1 \\ \hline V_{OL} = 0.5 \ V; \ V_{DD} = 2.3 \ V & 1 \\ \hline V_{OL} = 0.5 \ V; \ V_{DD} = 3.0 \ V & 1 \\ \hline V_{OL} = 0.5 \ V; \ V_{DD} = 3.0 \ V & 1 \\ \hline V_{OL} = 0.5 \ V; \ V_{DD} = 4.5 \ V & 2 \\ \hline I_{OL} & \mbox{total LOW-level output current} & V_{OL} = 0.5 \ V; \ V_{DD} = 4.5 \ V & 2 \\ \hline I_{OL} & \mbox{total LOW-level output current} & V_{OL} = 0.5 \ V; \ V_{DD} = 4.5 \ V & - \\ \hline I_{OH} & \mbox{HIGH-level output current} & V_{OH} = V_{SS} \ see \ Figure 16 & - \\ \hline C_i & \mbox{input capacitance} & V_{OH} = V_{SS} \ see \ Figure 16 & - \\ \hline C_o & \mbox{output capacitance} \ \hline S & - \\ \hline Interrupt \ INT \ \end{array}$	0.7V <sub>DD</sub> - 20 - 25 - 30 - -1 -		5.5	
$ \begin{array}{c c c c c c c } & LOW-level output current & V_{OL} = 0.4 \ V; \ V_{DD} = 2.3 \ V & 2 \\ \hline V_{OL} = 0.4 \ V; \ V_{DD} = 3.0 \ V & 2 \\ \hline V_{OL} = 0.4 \ V; \ V_{DD} = 3.0 \ V & 2 \\ \hline V_{OL} = 0.4 \ V; \ V_{DD} = 4.5 \ V & 3 \\ \hline V_{OL} = 0.4 \ V; \ V_{DD} = 4.5 \ V & 3 \\ \hline V_{OL} = 0.4 \ V; \ V_{DD} = 4.5 \ V & 3 \\ \hline V_{OL} = 0.5 \ V; \ V_{DD} = 2.3 \ V & 1 \\ \hline V_{OL} = 0.5 \ V; \ V_{DD} = 2.3 \ V & 1 \\ \hline V_{OL} = 0.5 \ V; \ V_{DD} = 2.3 \ V & 1 \\ \hline V_{OL} = 0.5 \ V; \ V_{DD} = 3.0 \ V & 1 \\ \hline V_{OL} = 0.5 \ V; \ V_{DD} = 3.0 \ V & 1 \\ \hline V_{OL} = 0.5 \ V; \ V_{DD} = 4.5 \ V & 1 \\ \hline V_{OL} = 0.5 \ V; \ V_{DD} = 4.5 \ V & - \\ \hline I_{OH} & HIGH-level output current \ V_{OH} = V_{SS} & - \\ I_{trt(pu)} & transient boosted pull-up current \ V_{OH} = V_{SS}; see \ Figure 16 & - \\ \hline C_i & input capacitance & V_{OH} = V_{SS}; see \ Figure 16 & - \\ \hline C_i & input capacitance & \ I3 \ - \\ \hline Interrupt \ INT \end{array}$	20 - 25 - 30 - -1 -			V
$ \begin{array}{ c c c c c } \hline V_{OL} = 0.4 \ V; \ V_{DD} = 3.0 \ V & 2 \\ \hline V_{OL} = 0.4 \ V; \ V_{DD} = 4.5 \ V & 3 \\ \hline V_{OL} = 0.4 \ V; \ V_{DD} = 4.5 \ V & 3 \\ \hline V_{OL} = 0.4 \ V; \ V_{DD} = 4.5 \ V & 3 \\ \hline V_{OL} = 0.5 \ V; \ V_{DD} = 2.3 \ V & - \\ \hline V_{OL} = 0.5 \ V; \ V_{DD} = 2.3 \ V & 1 \\ \hline V_{OL} = 0.5 \ V; \ V_{DD} = 3.0 \ V & 1 \\ \hline V_{OL} = 0.5 \ V; \ V_{DD} = 3.0 \ V & 1 \\ \hline V_{OL} = 0.5 \ V; \ V_{DD} = 4.5 \ V & 2 \\ \hline V_{OL} = 0.5 \ V; \ V_{DD} = 4.5 \ V & 2 \\ \hline V_{OL} = 0.5 \ V; \ V_{DD} = 4.5 \ V & - \\ \hline I_{OH} & HIGH-level output current \ V_{OH} = V_{SS} & - \\ \hline I_{trt(pu)} & transient boosted pull-up current \ V_{OH} = V_{SS}; see \ Figure 16 & - \\ \hline C_i & input capacitance & \hline 13 & - \\ \hline C_o & output capacitance & \hline 13 & - \\ \hline Interrupt \ INT \end{array} $	25 - 30 - -1 -		-	
$V_{OL} = 0.4 \text{ V}; V_{DD} = 4.5 \text{ V}$ $I_{L} = V_{BR} \text{ or } V_{SS} = 0.4 \text{ V}; V_{DD} = 4.5 \text{ V}$ $I_{L} = V_{DD} \text{ or } V_{SS} = 0.4 \text{ V}; V_{DD} = 4.5 \text{ V}$ $I_{L} = V_{DD} \text{ or } V_{SS} = 0.4 \text{ V}; V_{DD} = 0.5 \text{ V}; V_{DD} = 0.5 \text{ V}; V_{DD} = 2.3 \text{ V}$ $I_{OL} = 0.5 \text{ V}; V_{DD} = 2.3 \text{ V}$ $I_{OL} = 0.5 \text{ V}; V_{DD} = 3.0 \text{ V}$ $I_{OL} = 0.5 \text{ V}; V_{DD} = 3.0 \text{ V}$ $I_{OL} = 0.5 \text{ V}; V_{DD} = 4.5 \text{ V}$ $I_{OH} = 1000 \text{ Input capacitance}$ $V_{OH} = V_{SS} = 100000000000000000000000000000000000$	30 - -1 -			mA
$ \begin{array}{c c c c c c c } I_L & \mbox{leakage current} & V_I = V_{DD} \mbox{ or } V_{SS} & - \\ \hline C_i & \mbox{input capacitance} & V_I = V_{SS} & - \\ \hline I/Os; \mbox{P00 to P07 and P10 to P17} & & & \\ I_{OL} & \mbox{LOW-level output current}^{[2]} & V_{OL} = 0.5 \ V; \ V_{DD} = 2.3 \ V & 1 \\ \hline V_{OL} = 0.5 \ V; \ V_{DD} = 3.0 \ V & 1 \\ \hline V_{OL} = 0.5 \ V; \ V_{DD} = 4.5 \ V & 2 \\ \hline I_{OL(tot)} & \mbox{total LOW-level output current}^{[2]} & V_{OL} = 0.5 \ V; \ V_{DD} = 4.5 \ V & - \\ \hline I_{OH} & \mbox{HIGH-level output current} & V_{OH} = V_{SS} & - \\ \hline I_{trt(pu)} & \mbox{transient boosted pull-up current} & V_{OH} = V_{SS}; \ \mbox{see Figure 16} & - \\ \hline C_i & \mbox{input capacitance} & \hline 13 & - \\ \hline C_o & \mbox{output capacitance} & \hline 13 & - \\ \hline Interrupt \ \end{tabular} \end{array} $	-1 -		-	mA
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			-	mA
	4		+1	μΑ
$ \begin{array}{c c} I_{OL} & LOW\text{-level output current} \stackrel{[2]}{=} & \underbrace{V_{OL} = 0.5 \ V; \ V_{DD} = 2.3 \ V} & 1 \\ \hline V_{OL} = 0.5 \ V; \ V_{DD} = 3.0 \ V} & 1 \\ \hline V_{OL} = 0.5 \ V; \ V_{DD} = 3.0 \ V} & 1 \\ \hline V_{OL} = 0.5 \ V; \ V_{DD} = 4.5 \ V & 2 \\ \hline I_{OH} & HIGH\text{-level output current} & V_{OH} = V_{SS} & -1 \\ \hline I_{trt(pu)} & transient boosted pull-up current & V_{OH} = V_{SS}; see \ Figure \ 16 & -1 \\ \hline C_{i} & input capacitance & \texttt{3} & -1 \\ \hline C_{o} & output capacitance & \texttt{3} & -1 \\ \hline Interrupt \ INT & INT & INT & INT \\ \end{array} $		1	10	pF
$\begin{tabular}{ c c c c c c } \hline V_{OL} &= 0.5 \ V; \ V_{DD} &= 3.0 \ V & 1 \\ \hline V_{OL} &= 0.5 \ V; \ V_{DD} &= 4.5 \ V & 2 \\ \hline I_{OL(tot)} & total \ LOW-level \ output \ current \ V_{OL} &= 0.5 \ V; \ V_{DD} &= 4.5 \ V & -1 \\ \hline I_{OH} & HIGH-level \ output \ current & V_{OH} &= V_{SS} & -1 \\ \hline I_{trt(pu)} & transient \ boosted \ pull-up \ current & V_{OH} &= V_{SS}; \ see \ Figure \ 16 & -1 \\ \hline C_i & input \ capacitance & \hline 13 & -1 \\ \hline C_o & output \ capacitance & \hline 13 & -1 \\ \hline Interrupt \ INT & \hline \end{tabular}$				
$V_{OL} = 0.5 \text{ V}; V_{DD} = 4.5 \text{ V} \qquad 2$ $I_{OL(tot)}  \text{total LOW-level output current} \qquad V_{OL} = 0.5 \text{ V}; V_{DD} = 4.5 \text{ V} \qquad -$ $I_{OH} \qquad \text{HIGH-level output current} \qquad V_{OH} = V_{SS} \qquad -$ $I_{trt(pu)}  \text{transient boosted pull-up current} \qquad V_{OH} = V_{SS}; \text{see Figure 16} \qquad -$ $C_i \qquad \text{input capacitance} \qquad \qquad$	12 2	<u>2</u> 7 ·	-	mA
$I_{OL(tot)}$ total LOW-level output current $V_{OL} = 0.5 \text{ V}; V_{DD} = 4.5 \text{ V}$ - $I_{OH}$ HIGH-level output current $V_{OH} = V_{SS}$ - $I_{trt(pu)}$ transient boosted pull-up current $V_{OH} = V_{SS};$ see Figure 16- $C_i$ input capacitance[3]- $C_o$ output capacitance[3]-Interrupt INTInterruptInterrupt	17 3	35 ·	-	mA
$      I_{OH}  HIGH-level output current \qquad V_{OH} = V_{SS} \qquad -$ $      I_{trt(pu)} \qquad transient boosted pull-up current \qquad V_{OH} = V_{SS}; see Figure 16 \qquad -$ $      C_i \qquad input capacitance \qquad \qquad [3] -$ $      C_o \qquad output capacitance \qquad \qquad [3] -$ $      Interrupt INT \qquad \qquad$	25 4	12 ·	-	mA
$I_{trt(pu)}$ transient boosted pull-up current $V_{OH} = V_{SS}$ ; see Figure 16- $C_i$ input capacitance[3] $C_o$ output capacitance[3]Interrupt INTINT	-		400	mA
Ci     input capacitance     3     -       Co     output capacitance     3     -       Interrupt INT     Interrupt INT     Interrupt INT	-30 –	-150 -	-300	μΑ
C <sub>o</sub> output capacitance [3] - Interrupt INT	-0.5 –	-1.0	-	mA
Interrupt INT	4	1	10	pF
-	4	1	10	pF
$I_{OL}$ LOW-level output current $V_{OL} = 0.4$ V 6	<b>3</b> -		-	mA
Co output capacitance -	3	3	5	pF
Input RESET				
V <sub>IL</sub> LOW-level input voltage –	-0.5 -		+0.8	V
V <sub>IH</sub> HIGH-level input voltage 2	2 -		5.5	V
I <sub>LI</sub> input leakage current –	-1 -		+1	μΑ
I <sub>OH</sub> HIGH-level output current –	-1 -		+1	μΑ
Ci input capacitance -	3	3	5	pF
Inputs AD0, AD1				
V <sub>IL</sub> LOW-level input voltage –	-0.5 -		+0.3V <sub>DD</sub>	V
V <sub>IH</sub> HIGH-level input voltage 0	-0.0 -	. :	5.5	V
I <sub>LI</sub> input leakage current –	).7V <sub>DD</sub> -		+1	μΑ
C <sub>i</sub> input capacitance -		3	5	pF

PCA9673\_1

**Product data sheet** 

- [1] The power-on reset circuit resets the  $I^2C$ -bus logic with  $V_{DD} < V_{POR}$  and set all I/Os to logic 1 (with current source to  $V_{DD}$ ).
- [2] Each bit must be limited to a maximum of 25 mA and the total package limited to 400 mA due to internal busing limits.
- [3] The value is not tested, but verified on sampling basis.

# 13. Dynamic characteristics

#### Table 6. Dynamic characteristics

 $V_{DD}$  = 2.3 V to 5.5 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 °C to +85 °C; unless otherwise specified.

Symbol	Parameter	Conditions		d mode bus	Fast mode I <sup>2</sup> C-bus			Is I <sup>2</sup> C-bus         Max           1000         kH           5         -         µs           6         -         µs           5         0.450         ns           5         -         µs           5         -         µs           6         -         µs           5         0.450         ns           5         -         µs           50         ns         50 <th>Unit</th>	Unit
			Min	Max	Min	Max	Min	Max	
f <sub>SCL</sub>	SCL clock frequency		0	100	0	400	0	1000	kHz
t <sub>BUF</sub>	bus free time between a STOP and START condition		4.7	-	1.3	-	0.5	-	μs
t <sub>HD;STA</sub>	hold time (repeated) START condition		4.0	-	0.6	-	0.26	-	μs
t <sub>SU;STA</sub>	set-up time for a repeated START condition		4.7	-	0.6	-	0.26	-	μs
t <sub>su;sто</sub>	set-up time for STOP condition		4.0	-	0.6	-	0.26	-	μs
t <sub>HD;DAT</sub>	data hold time		0	-	0	-	0	-	ns
t <sub>VD;ACK</sub>	data valid acknowledge time <sup>[1]</sup>		0.3	3.45	0.1	0.9	0.05	0.45	μs
t <sub>VD;DAT</sub>	data valid time <sup>[2]</sup>		300	-	50	-	50	450	ns
t <sub>SU;DAT</sub>	data set-up time		250	-	100	-	50	-	ns
t <sub>LOW</sub>	LOW period of the SCL clock		4.7	-	1.3	-	0.5	-	μs
t <sub>HIGH</sub>	HIGH period of the SCL clock		4.0	-	0.6	-	0.26	-	μs
t <sub>f</sub>	fall time of both SDA and SCL signals	<u>[4][5]</u>	-	300	20 + 0.1C <sub>b</sub> <sup>[3]</sup>	300	-	120	ns
t <sub>r</sub>	rise time of both SDA and SCL signals		-	1000	20 + 0.1C <sub>b</sub> <sup>[3]</sup>	300	-	120	ns
t <sub>SP</sub>	pulse width of spikes that must be suppressed by the input filter <sup>[6]</sup>		-	50	-	50	-	50	ns
Port timi	ing; $C_L \le 100 \text{ pF}$ (see Figure 1	6 and Figure 17)							
t <sub>v(Q)</sub>	data output valid time		-	4	-	4	-	4	μs
t <sub>su(D)</sub>	data input set-up time		0	-	0	-	0	-	μs
t <sub>h(D)</sub>	data input hold time		4	-	4	-	4	-	μs
Interrupt	t timing; $C_L \le 100 \text{ pF}$ (see Fig	ure 16 and Figure	<u>17</u> )						
t <sub>v(D)</sub>	data input valid time		-	4	-	4	-	4	μs
t <sub>d(rst)</sub>	reset delay time		-	4	-	4	-	4	μs
Reset tir	ming (see <mark>Figure 27</mark> )								
t <sub>w(rst)</sub>	reset pulse width		4	-	4	-	4	-	ns
t <sub>rec(rst)</sub>	reset recovery time		0	-	0	-	0	-	ns
t <sub>rst</sub>	reset time		100	-	100	-	100	-	ns


PCA9673\_1


Product data sheet

## **NXP Semiconductors**

#### Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with interrupt and reset

- [1]  $t_{VD;ACK}$  = time for Acknowledgement signal from SCL LOW to SDA (out) LOW.
- [2]  $t_{VD;DAT}$  = minimum time for SDA data out to be valid following SCL LOW.
- [3]  $C_b$  = total capacitance of one bus line in pF.
- [4] A master device must internally provide a hold time of at least 300 ns for the SDA signal (refer to the V<sub>IL</sub> of the SCL signal) in order to bridge the undefined region SCL's falling edge.
- [5] The maximum t<sub>f</sub> for the SDA and SCL bus lines is specified at 300 ns. The maximum fall time for the SDA output stage t<sub>f</sub> is specified at 250 ns. This allows series protection resistors to be connected between the SDA and the SCL pins and the SDA/SCL bus lines without exceeding the maximum specified t<sub>f</sub>.
- [6] Input filters on the SDA and SCL inputs suppress noise spikes less than 50 ns.






PCA9673\_1

## **NXP Semiconductors**

**PCA9673** 


Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with interrupt and reset

# 14. Package outline



## Fig 28. Package outline SOT137-1 (SO24)


PCA9673\_1



#### Fig 29. Package outline SOT340-1 (SSOP24)

PCA9673\_1

Product data sheet




#### Fig 30. Package outline SOT355-1 (TSSOP24)

PCA9673\_1

Product data sheet

#### Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with interrupt and reset



#### SSOP24: plastic shrink small outline package; 24 leads; body width 3.9 mm; lead pitch 0.635 mm SOT556-1


#### Fig 31. Package outline SOT556-1 (SSOP24)

PCA9673\_1

Product data sheet

SOT616-1

#### Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with interrupt and reset



#### HVQFN24: plastic thermal enhanced very thin quad flat package; no leads; 24 terminals; body 4 x 4 x 0.85 mm


26 of 33

#### Fig 32. Package outline SOT616-1 (HVQFN24)

PCA9673 1

**Product data sheet** 

#### Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with interrupt and reset



#### DHVQFN24: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 24 terminals; body 3.5 x 5.5 x 0.85 mm

27 of 33

# Fig 33. Package outline SOT815-1 (DHVQFN24)

PCA9673 1

# **15. Handling information**

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be completely safe you must take normal precautions appropriate to handling integrated circuits.

# 16. Soldering

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

## **16.1 Introduction to soldering**

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

## 16.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus PbSn soldering

#### 16.3 Wave soldering

Key characteristics in wave soldering are:

PCA9673\_1 Product data sheet

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

## 16.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see <u>Figure 34</u>) than a PbSn process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 7 and 8

#### Table 7. SnPb eutectic process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C)				
	Volume (mm <sup>3</sup> )				
	< 350	≥ 350			
< 2.5	235	220			
≥ 2.5	220	220			


#### Table 8. Lead-free process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C)					
	Volume (mm <sup>3</sup> )					
	< 350	350 to 2000	> 2000			
< 1.6	260	260	260			
1.6 to 2.5	260	250	245			
> 2.5	250	245	245			

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 34.

## Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with interrupt and reset



For further information on temperature profiles, refer to Application Note AN10365 "Surface mount reflow soldering description".

# **17. Abbreviations**

Table 9.	Abbreviations
Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal Oxide Semiconductor
ESD	ElectroStatic Discharge
GPIO	General Purpose Input/Output
HBM	Human Body Model
I <sup>2</sup> C-bus	Inter-Integrated Circuit bus
ID	Identification
LED	Light Emitting Diode
LSB	Least Significant Bit
MM	Machine Model
MSB	Most Significant Bit
PLC	Programmable Logic Controller
RAID	Redundant Array of Independent Disks
SMBus	System Management Bus

# **18. Revision history**

Table 10. Revision hist	ory			
Document ID	Release date	Data sheet status	Change notice	Supersedes
PCA9673_1	20070201	Product data sheet	-	-

# **19. Legal information**

## **19.1 Data sheet status**

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### **19.2 Definitions**

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

## **19.3 Disclaimers**

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of a NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

## 19.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I<sup>2</sup>C-bus — logo is a trademark of NXP B.V.

# 20. Contact information

For additional information, please visit: http://www.nxp.com

For sales office addresses, send an email to: <a href="mailto:salesaddresses@nxp.com">salesaddresses@nxp.com</a>

PCA9673\_1

## **NXP Semiconductors**

# PCA9673

#### Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with interrupt and reset

# 21. Contents

1	General description 1
2	Features 1
3	Applications 2
4	Ordering information 2
5	Block diagram 3
6	Pinning information 4
6.1	Pinning
6.2	Pin description 5
7	Functional description
7.1	Device address
7.1.1	Address maps 7
7.2	Software Reset call, and Device ID addresses. 7
7.2.1	Software Reset 8
7.2.2	Device ID (PCA9673 ID field) 8
8	I/O programming 10
8.1	Quasi-bidirectional I/O architecture 10
8.2	Writing to the port (Output mode)
8.3	Reading from a port (Input mode) 11
8.4	Power-on reset
8.5 8.6	Interrupt output (INT)
	Characteristics of the I <sup>2</sup> C-bus
<b>9</b> 9.1	
9.1 9.1.1	Bit transfer    15      START and STOP conditions    15
9.2	System configuration
9.3	Acknowledge
10	Application design-in information
10.1	Bidirectional I/O expander applications 17
10.2	High current-drive load applications 17
10.3	Differences between the PCA9673 and the
	PCF8575
11	Limiting values
12	Static characteristics
13	Dynamic characteristics
14	Package outline
15	Handling information
16	Soldering
16.1	Introduction to soldering 28
16.2	Wave and reflow soldering
16.3	Wave soldering 28
16.4	Reflow soldering 29
17	Abbreviations 30
18	Revision history 31
19	Legal information 32

19.1	Data sheet status	32
19.2	Definitions	32
19.3	Disclaimers	
19.4	Trademarks	32
20	Contact information	32
21	Contents	33

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

#### © NXP B.V. 2007.

#### All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 1 February 2007 Document identifier: PCA9673\_1



Downloaded from Arrow.com.