Document Number: A2I20H080N Rev. 0, 3/2016



RF LDMOS Wideband Integrated Power Amplifiers

The A2I20H080N wideband integrated circuit is an asymmetrical Doherty designed with on-chip matching that makes it usable from 1800 to 2200 MHz. This multi-stage structure is rated for 26 to 32 V operation and covers all typical cellular base station modulation formats.

1800 MHz

• Typical Doherty Single-Carrier W-CDMA Characterization Performance: $V_{DD}=30~Vdc$, $I_{DQ1A}=30~mA$, $I_{DQ2A}=195~mA$, $V_{GS1B}=1.35~Vdc$, $V_{GS2B}=1.25~Vdc$, $P_{Out}=13.5~W~Avg$., Input Signal PAR = 9.9 dB @ 0.01% Probability on CCDF.(1)

Frequency	G _{ps} (dB)	PAE (%)	ACPR (dBc)
1805 MHz	28.4	42.1	-36.9
1840 MHz	28.2	43.4	-38.6
1880 MHz	27.9	42.9	-34.0


1. All data measured in fixture with device soldered to heatsink.


Features


- Advanced High Performance In-Package Doherty
- · On-Chip Matching (50 Ohm Input, DC Blocked)
- Integrated Quiescent Current Temperature Compensation with Enable/Disable Function (2)
- · Designed for Digital Predistortion Error Correction Systems

A2I20H080NR1 A2I20H080GNR1

1800–2200 MHz, 13.5 W AVG., 30 V AIRFAST RF LDMOS WIDEBAND INTEGRATED POWER AMPLIFIERS







2. Refer to AN1977, Quiescent Current Thermal Tracking Circuit in the RF Integrated Circuit Family, and to AN1987, Quiescent Current Control for the RF Integrated Circuit Device Family. Go to https://www.nxp.com/RF and search for AN1977 or AN1987.



Table 1. Maximum Ratings

Rating	Symbol	Value	Unit
Drain-Source Voltage	V _{DSS}	-0.5, +65	Vdc
Gate-Source Voltage	V _{GS}	-0.5, +10	Vdc
Operating Voltage	V_{DD}	32, +0	Vdc
Storage Temperature Range	T _{stg}	-65 to +150	°C
Case Operating Temperature Range	T _C	-40 to +150	°C
Operating Junction Temperature Range (1,2)	T _J	-40 to +225	°C
Input Power	P _{in}	21	dBm

Table 2. Thermal Characteristics

Characteristic	Symbol	Value (2,3)	Unit
Thermal Resistance, Junction to Case	$R_{ heta JC}$		°C/W
Case Temperature 76°C, 13.5 W Avg., W-CDMA, 1840 MHz			
Stage 1, 30 Vdc, I _{DQ1A} = 30 mA, V _{GS1B} = 1.35 Vdc		6.4	
Stage 2, 30 Vdc, I _{DQ2A} = 195 mA, V _{GS2B} = 1.25 Vdc		1.9	

Table 3. ESD Protection Characteristics

Test Methodology	Class
Human Body Model (per JESD22-A114)	1C
Machine Model (per EIA/JESD22-A115)	A
Charge Device Model (per JESD22-C101)	IV

Table 4. Moisture Sensitivity Level

Test Methodology	Rating	Package Peak Temperature	Unit
Per JESD22-A113, IPC/JEDEC J-STD-020	3	260	°C

- 1. Continuous use at maximum temperature will affect MTTF.
- 2. MTTF calculator available at http://www.nxp.com/RF/calculators.
- 3. Refer to AN1955, Thermal Measurement Methodology of RF Power Amplifiers. Go to http://www.nxp.com/RF and search for AN1955.

Table 5. Electrical Characteristics ($T_A = 25^{\circ}C$ unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Carrier Stage 1 - Off Characteristics (1)					•
Zero Gate Voltage Drain Leakage Current $(V_{DS}=65\ Vdc,\ V_{GS}=0\ Vdc)$	I _{DSS}	_	_	10	μAdc
Zero Gate Voltage Drain Leakage Current $(V_{DS} = 32 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$	I _{DSS}	_	_	1	μAdc
Gate-Source Leakage Current (V _{GS} = 1.0 Vdc, V _{DS} = 0 Vdc)	I _{GSS}	_	_	1	μAdc
Carrier Stage 1 - On Characteristics					•
Gate Threshold Voltage (1) $(V_{DS} = 10 \text{ Vdc}, I_D = 4 \mu\text{Adc})$	V _{GS(th)}	0.8	1.2	1.6	Vdc
Gate Quiescent Voltage (V _{DS} = 30 Vdc, I _{DQ1A} = 30 mA)	V _{GS(Q)}		2.2	_	Vdc
Fixture Gate Quiescent Voltage (V _{DD} = 30 Vdc, I _{DQ1A} = 30 mA, Measured in Functional Test)	$V_{GG(Q)}$	3.2	4.0	4.7	Vdc
Carrier Stage 2 - Off Characteristics (1)					
Zero Gate Voltage Drain Leakage Current $(V_{DS}=65~Vdc,V_{GS}=0~Vdc)$	I _{DSS}	_	_	10	μAdc
Zero Gate Voltage Drain Leakage Current (V _{DS} = 32 Vdc, V _{GS} = 0 Vdc)	I _{DSS}		_	1	μAdc
Gate-Source Leakage Current (V _{GS} = 1.0 Vdc, V _{DS} = 0 Vdc)	I _{GSS}		_	1	μAdc
Carrier Stage 2 - On Characteristics					
Gate Threshold Voltage ⁽¹⁾ $(V_{DS} = 10 \text{ Vdc}, I_D = 28 \mu\text{Adc})$	V _{GS(th)}	0.8	1.2	1.6	Vdc
Gate Quiescent Voltage (V _{DS} = 30 Vdc, I _{DQ2A} = 195 mA)	V _{GS(Q)}		2.2	_	Vdc
Fixture Gate Quiescent Voltage (V _{DD} = 30 Vdc, I _{DQ2A} = 195 mA, Measured in Functional Test)	$V_{GG(Q)}$	3.0	3.9	4.5	Vdc
Drain-Source On-Voltage (V _{GS} = 10 Vdc, I _D = 280 mAdc)	V _{DS(on)}	0.1	0.2	1.5	Vdc

^{1.} Each side of device measured separately.

(continued)

Table 5. Electrical Characteristics ($T_A = 25^{\circ}C$ unless otherwise noted) (continued)

Characteristic	Symbol	Min	Тур	Max	Unit
Peaking Stage 1 - Off Characteristics (1)	•	•	•	•	
Zero Gate Voltage Drain Leakage Current (V _{DS} = 65 Vdc, V _{GS} = 0 Vdc)	I _{DSS}	_	_	10	μAdc
Zero Gate Voltage Drain Leakage Current $(V_{DS} = 32 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$	I _{DSS}	_	_	1	μAdc
Gate-Source Leakage Current (V _{GS} = 1.0 Vdc, V _{DS} = 0 Vdc)	I _{GSS}	_	_	1	μAdc
Peaking Stage 1 - On Characteristics (1)	<u> </u>	•	•		
Gate Threshold Voltage (V_{DS} = 10 Vdc, I_D = 9 μ Adc)	V _{GS(th)}	0.8	1.2	1.6	Vdc
Peaking Stage 2 - Off Characteristics (1)					
Zero Gate Voltage Drain Leakage Current (V _{DS} = 65 Vdc, V _{GS} = 0 Vdc)	I _{DSS}	_	_	10	μAdc
Zero Gate Voltage Drain Leakage Current $(V_{DS}=32\ Vdc,\ V_{GS}=0\ Vdc)$	I _{DSS}	_	_	1	μAdc
Gate-Source Leakage Current (V _{GS} = 1.0 Vdc, V _{DS} = 0 Vdc)	I _{GSS}	_	_	1	μAdc
Peaking Stage 2 - On Characteristics (1)					
Gate Threshold Voltage (V_{DS} = 10 Vdc, I_D = 44 μ Adc)	V _{GS(th)}	0.8	1.2	1.6	Vdc
Drain-Source On-Voltage (V _{GS} = 10 Vdc, I _D = 440 mAdc)	V _{DS(on)}	0.1	0.2	1.5	Vdc

^{1.} Each side of device measured separately.

(continued)

Table 5. Electrical Characteristics (T_A = 25°C unless otherwise noted) (continued)

Characteristic	Symbol	Min	Тур	Max	Unit

Functional Tests $^{(1,2,3)}$ (In Freescale Doherty Production Test Fixture, 50 ohm system) $V_{DD} = 30$ Vdc, $I_{DQ1A} = 30$ mA, $I_{DQ2A} = 195$ mA, $V_{GS1B} = 1.35$ Vdc, $V_{GS2B} = 1.25$ Vdc, $V_{OUT} = 13.5$ W Avg., f = 1880 MHz, Single-Carrier W-CDMA, IQ Magnitude Clipping, Input Signal PAR = 9.9 dB @ 0.01% Probability on CCDF. ACPR measured in 3.84 MHz Channel Bandwidth @ ± 5 MHz Offset.

Power Gain	G _{ps}	26.5	27.8	30.0	dB
Power Added Efficiency	PAE	38.5	41.6	_	%
Adjacent Channel Power Ratio	ACPR	_	-31.6	-28.0	dBc
Pout @ 3 dB Compression Point, CW	P3dB	74.1	82.4	_	W

Load Mismatch $^{(2,4)}$ (In Freescale Doherty Characterization Fixture, 50 ohm system) $I_{DQ1A} = 30$ mA, $I_{DQ2A} = 195$ mA, $V_{GS1B} = 1.35$ Vdc, $V_{GS2B} = 1.25$ Vdc, f = 1840 MHz

VSWR 10:1 at 32 Vdc, 89 W CW Output Power	No Device Degradation
(3 dB Input Overdrive from 76 W CW Rated Power)	


Typical Performance $^{(2,4)}$ (In Freescale Doherty Characterization Fixture, 50 ohm system) V_{DD} = 30 Vdc, I_{DQ1A} = 30 mA, I_{DQ2A} = 195 mA, V_{GS1B} = 1.35 Vdc, V_{GS2B} = 1.25 Vdc, 1805–1880 MHz Bandwidth

Pout @ 1 dB Compression Point, CW	P1dB	=	70	_	W
Pout @ 3 dB Compression Point (5)	P3dB	=	90	=	W
AM/PM (Maximum value measured at the P3dB compression point across the 1805–1880 MHz frequency range.)	Φ	_	-22	_	0
VBW Resonance Point (IMD Third Order Intermodulation Inflection Point)	VBW _{res}	_	160	_	MHz
Quiescent Current Accuracy over Temperature $^{(6)}$ with 2 k Ω Gate Feed Resistors (–30 to 85°C) Stage 1 with 2 k Ω Gate Feed Resistors (–30 to 85°C) Stage 2	Δl _{QT}	_ _	1.0 2.0	_ _	%
Gain Flatness in 75 MHz Bandwidth @ P _{out} = 13.5 W Avg.	G _F	_	0.5	_	dB
Gain Variation over Temperature (-30°C to +85°C)	ΔG	_	0.018	_	dB/°C
Output Power Variation over Temperature (–30°C to +85°C)	ΔP1dB	_	0.01	_	dB/°C

Table 6. Ordering Information

Device	Tape and Reel Information	Package
A2I20H080NR1	D4 0 (f) 500 Helis 44 con Taxa Millio 40 hali Dad	TO-270WB-15
A2I20H080GNR1	R1 Suffix = 500 Units, 44 mm Tape Width, 13-inch Reel	TO-270WBG-15

- 1. Part internally input matched.
- 2. Measurements made with device in an asymmetrical Doherty configuration.
- 3. Measurements made with device in straight lead configuration before any lead forming operation is applied. Lead forming is used for gull wing (GN) parts.
- 4. All data measured in fixture with device soldered to heatsink.
- P3dB = P_{avg} + 7.0 dB where P_{avg} is the average output power measured using an unclipped W-CDMA single-carrier input signal where output PAR is compressed to 7.0 dB @ 0.01% probability on CCDF.
- 6. Refer to AN1977, Quiescent Current Thermal Tracking Circuit in the RF Integrated Circuit Family, and to AN1987, Quiescent Current Control for the RF Integrated Circuit Device Family. Go to http://www.nxp.com/RF and search for AN1977 or AN1987.



Note: All data measured in fixture with device soldered to heatsink. Production fixture does not include device soldered to heatsink.

Figure 3. A2I20H080NR1 Test Circuit Component Layout

Table 7. A2I20H080NR1 Test Circuit Component Designations and Values

Part	Description	Part Number	Manufacturer
C1, C2, C3, C4, C5, C6, C7, C8, C9, C10, C11, C12, C13, C14	10 μF Chip Capacitors	GRM32ER61H106KA12L	Murata
C15, C16, C17, C18	10 nF Chip Capacitors	C0805C103J5RACTU	Kemet
C19, C20, C21, C22, C23	10 pF Chip Capacitors	ATC600S100JT250XT	ATC
C24, C26	0.4 pF Chip Capacitors	ATC100B0R4BT500XT	ATC
C25, C27*	0.1 pF Chip Capacitors	ATC100B0R1BT500XT	ATC
Q1	RF LDMOS Power Amplifier	A2I20H080NR1	Freescale
R1, R2, R3, R4	$2.2~k\Omega,~1/8~W$ Chip Resistors	CRCW08052K20JNEA	Vishay
R5	50 Ω , 8 W Chip Resistor	C8A50Z4A	Anaren
Z1	1700–2000 MHz Band, 5 dB Directional Coupler	X3C19P1-05S	Anaren
PCB	RF35, 0.020", $\varepsilon_{r} = 3.55$	D76754	MTL

^{*}C27 on characterization board only.

^{*}C26 is mounted vertically.

^{**}C27 on characterization board only.

TYPICAL CHARACTERISTICS — 1805-1880 MHz




Figure 4. Single-Carrier Output Peak-to-Average Ratio Compression (PARC) Broadband Performance @ P_{out} = 13.5 Watts Avg.




Figure 5. Intermodulation Distortion Products versus Two-Tone Spacing




Figure 6. Output Peak-to-Average Ratio Compression (PARC) versus Output Power

TYPICAL CHARACTERISTICS — 1805-1880 MHz




Figure 7. Single-Carrier W-CDMA Power Gain, Drain Efficiency and ACPR versus Output Power




Figure 8. Broadband Frequency Response

Table 8. Carrier Side Load Pull Performance — Maximum Power Tuning

 V_{DD} = 30 Vdc, I_{DQ1A} = 30 mA, I_{DQ2A} = 205 mA, Pulsed CW, 10 μ sec(on), 10% Duty Cycle

				Max Output Power							
				P1dB							
f (MHz)	Z _{source} (Ω)	Z _{in} (Ω)	Z _{load} ⁽¹⁾ (Ω)	Gain (dB)	(dBm)	(W)	η _D (%)	AM/PM (°)			
1805	33.8 – j12.2	31.2 + j8.75	4.15 + j0.65	32.2	44.5	28	58.1	-8			
1840	34.9 – j13.8	34.8 + j13.3	4.00 + j0.80	32.2	44.5	28	57.6	-8			
1880	40.8 – j9.23	39.0 + j17.1	3.87 + j0.86	31.9	44.6	29	58.1	-8			

				Max Output Power							
				P3dB							
f (MHz)	Z _{source} (Ω)	Z _{in} (Ω)	Z _{load} ⁽²⁾ (Ω)	Gain (dB)	(dBm)	(W)	η _D (%)	AM/PM (°)			
1805	33.8 – j12.2	34.3 + j8.61	4.49 + j0.38	30.0	45.3	34	59.2	-12			
1840	34.9 – j13.8	38.1 + j12.5	4.24 + j0.62	30.1	45.3	34	59.0	-12			
1880	40.8 – j9.23	42.6 + j15.0	4.19 + j0.63	29.7	45.3	34	58.8	-11			

⁽¹⁾ Load impedance for optimum P1dB power.

Z_{source} = Measured impedance presented to the input of the device at the package reference plane.

Z_{in} = Impedance as measured from gate contact to ground.

 Z_{load} = Measured impedance presented to the output of the device at the package reference plane.

Table 9. Carrier Side Load Pull Performance — Maximum Drain Efficiency Tuning

 V_{DD} = 30 Vdc, I_{DQ1A} = 30 mA, I_{DQ2A} = 205 mA, Pulsed CW, 10 $\mu sec(on)$, 10% Duty Cycle


				Max Drain Efficiency							
				P1dB							
f (MHz)	Z _{source} (Ω)	Z _{in} (Ω)	Z _{load} ⁽¹⁾ (Ω)	Gain (dB)	(dBm)	(W)	η _D (%)	AM/PM (°)			
1805	33.8 – j12.2	29.5 + j12.7	3.09 + j3.00	33.7	43.1	20	67.0	-10			
1840	34.9 – j13.8	33.3 + j19.2	2.52 + j3.11	33.8	42.7	19	67.4	-11			
1880	40.8 – j9.23	38.8 + j22.4	2.68 + j2.78	33.1	43.3	22	67.7	-11			

			Max Drain Efficiency								
				P3dB							
f (MHz)	$Z_{source} \ (\Omega)$	Z _{in} (Ω)	Z _{load} ⁽²⁾ (Ω)	Gain (dB)	(dBm)	(W)	η _D (%)	AM/PM (°)			
1805	33.8 – j12.2	31.1 + j12.8	2.70 + j3.07	31.9	43.5	23	68.6	-16			
1840	34.9 – j13.8	35.9 + j18.4	2.47 + j3.21	31.9	43.3	21	68.4	-16			
1880	40.8 – j9.23	41.2 + j22.0	2.32 + j3.02	31.3	43.5	22	68.4	-15			

⁽¹⁾ Load impedance for optimum P1dB efficiency.

Z_{in} = Impedance as measured from gate contact to ground.

 Z_{load} = Measured impedance presented to the output of the device at the package reference plane.



⁽²⁾ Load impedance for optimum P3dB power.

⁽²⁾ Load impedance for optimum P3dB efficiency.

Z_{source} = Measured impedance presented to the input of the device at the package reference plane.

Table 10. Peaking Side Load Pull Performance — Maximum Power Tuning

 $V_{DD} = 30 \; \text{Vdc, I}_{DQ1B} = 60 \; \text{mA, V}_{GS2B} = 1.25 \; \text{Vdc, Pulsed CW, 10 } \\ \mu \text{sec(on), 10\% Duty Cycle}$

				Max Output Power						
				P1dB						
f (MHz)	Z _{source} (Ω)	Z _{in} (Ω)	Z _{load} ⁽¹⁾ (Ω)	Gain (dB)	(dBm)	(W)	η _D (%)	AM/PM (°)		
1805	30.8 – j15.3	27.3 + j12.4	2.44 – j0.54	31.3	46.9	50	60.3	-18		
1840	35.4 – j16.8	29.6 + j15.5	2.49 – j0.51	31.3	46.9	49	59.3	-18		
1880	38.3 – j17.1	32.5 + j17.8	2.42 – j0.57	31.0	46.9	49	58.7	-17		

				Max Output Power							
				P3dB							
f (MHz)	Z _{source} (Ω)	Z _{in} (Ω)	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$								
1805	30.8 – j15.3	30.5 + j14.0	2.67 - j0.73	29.1	47.6	58	60.8	-23			
1840	35.4 – j16.8	33.3 + j16.6	2.65 – j0.67	29.2	47.5	56	59.8	-23			
1880	38.3 – j17.1	36.8 + j18.2	2.67 - j0.72	28.8	47.5	57	59.6	-22			

⁽¹⁾ Load impedance for optimum P1dB power.

Z_{source} = Measured impedance presented to the input of the device at the package reference plane.

Z_{in} = Impedance as measured from gate contact to ground.

 Z_{load} = Measured impedance presented to the output of the device at the package reference plane.

Table 11. Peaking Side Load Pull Performance — Maximum Drain Efficiency Tuning

 V_{DD} = 30 Vdc, I_{DQ1B} = 60 mA, V_{GS2B} = 1.25 Vdc, Pulsed CW, 10 μ sec(on), 10% Duty Cycle

				Max Drain Efficiency						
				P1dB						
f (MHz)	Z _{source} (Ω)	Z _{in} (Ω)	Z_{load} $^{(1)}$ $^{(1)}$ $^{(1)}$ $^{(2)}$ $^{(2)}$ $^{(3)}$ $^{(4Bm)}$							
1805	30.8 – j15.3	22.7 + j17.8	1.34 + j1.73	32.7	43.8	24	73.5	-36		
1840	35.4 – j16.8	25.4 + j22.1	1.26 + j1.66	32.5	43.7	23	72.0	-35		
1880	38.3 – j17.1	30.5 + j23.6	1.61 + j1.37	32.1	44.8	30	71.2	-28		


				Max Drain Efficiency							
				P3dB							
f (MHz)	Z _{source} (Ω)	Z _{in} (Ω)	Z _{load} ⁽²⁾ (Ω)	Gain (dB)	(dBm)	(W)	η _D (%)	AM/PM (°)			
1805	30.8 – j15.3	26.4 + j16.9	1.70 + j1.31	30.8	45.6	36	73.3	-36			
1840	35.4 – j16.8	29.7 + j20.8	1.65 + j1.40	30.5	45.3	34	71.5	-36			
1880	38.3 – j17.1	33.4 + j23.0	1.61 + j1.20	1.61 + j1.20 30.2 45.6 36 71.0 -34							

⁽¹⁾ Load impedance for optimum P1dB efficiency.

Z_{source} = Measured impedance presented to the input of the device at the package reference plane.

 Z_{in} = Impedance as measured from gate contact to ground.

 Z_{load} = Measured impedance presented to the output of the device at the package reference plane.




⁽²⁾ Load impedance for optimum P3dB power.

⁽²⁾ Load impedance for optimum P3dB efficiency.

P1dB - TYPICAL CARRIER SIDE LOAD PULL CONTOURS — 1840 MHz


8



C) A (E) 664 62 60 58 56 7 8 9 10 REAL (Ω)

Figure 9. P1dB Load Pull Output Power Contours (dBm)

Figure 10. P1dB Load Pull Efficiency Contours (%)






Figure 11. P1dB Load Pull Gain Contours (dB)

Figure 12. P1dB Load Pull AM/PM Contours (°)

NOTE: P = Maximum Output Power

(E) = Maximum Drain Efficiency

P3dB - TYPICAL CARRIER SIDE LOAD PULL CONTOURS - 1840 MHz





Figure 13. P3dB Load Pull Output Power Contours (dBm)

Figure 14. P3dB Load Pull Efficiency Contours (%)






Figure 15. P3dB Load Pull Gain Contours (dB)


Figure 16. P3dB Load Pull AM/PM Contours (°)

NOTE: P = Maximum Output Power

(E) = Maximum Drain Efficiency

P1dB - TYPICAL PEAKING SIDE LOAD PULL CONTOURS — 1840 MHz


3



2 Œ 64 68 62 IMAGINARY (Q) 60 66 58 56 (P) -2 -3 2 3 5 4 6 REAL (Ω)

Figure 17. P1dB Load Pull Output Power Contours (dBm)

Figure 18. P1dB Load Pull Efficiency Contours (%)






Figure 19. P1dB Load Pull Gain Contours (dB)

Figure 20. P1dB Load Pull AM/PM Contours (°)

NOTE: (P) = Maximum Output Power

(E) = Maximum Drain Efficiency

P3dB - TYPICAL PEAKING SIDE LOAD PULL CONTOURS — 1840 MHz




Figure 21. P3dB Load Pull Output Power Contours (dBm)




Figure 22. P3dB Load Pull Efficiency Contours (%)




Figure 23. P3dB Load Pull Gain Contours (dB)





Figure 24. P3dB Load Pull AM/PM Contours (°)


NOTE: (P) = Maximum Output Power

(E) = Maximum Drain Efficiency

PACKAGE DIMENSIONS



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OU	TLINE	PRINT VERSION NOT TO SCALE	
TITLE:		DOCUME	NT NO: 98ASA00630D REV: C)
TO-270WB-1	5	STANDAF	RD: NON-JEDEC	
			17 JUN 2014	4




VIEW Y-Y

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OU	TLINE	PRINT VERSION NOT TO SCALE
TITLE:		DOCUME	NT NO: 98ASA00630D REV: 0
TO-270WB-15)	STANDAF	RD: NON-JEDEC
			17 JUN 2014


NOTES:

- 1. CONTROLLING DIMENSION: INCH
- 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
- 3. DATUM PLANE H IS LOCATED AT THE TOP OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE TOP OF THE PARTING LINE.
- DIMENSIONS D AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS .006 INCH (0.15 MM) PER SIDE. DIMENSIONS D AND E1 DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- DIMENSIONS 66 AND 61 DO NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE .005 INCH (0.13 MM) TOTAL IN EXCESS OF THE 66 AND 61 DIMENSIONS AT MAXIMUM MATERIAL CONDITION.
- 6. DATUMS A AND B TO BE DETERMINED AT DATUM PLANE H.
- A DIMENSION A2 APPLIES WITHIN ZONE J ONLY.
- AL HATCHING REPRESENTS THE EXPOSED AND SOLDERABLE AREA OF THE HEAT SLUG. DIMENSIONS M AND N REPRESENT THE VALUES BETWEEN THE TWO OPPOSITE POINTS ALONG THE EDGES OF EXPOSED AREA OF THE HEAT SLUG.
- THESE SURFACES OF THE HEAT SLUG ARE NOT PART OF THE SOLDERABLE SURFACES AND MAY REMAIN UNPLATED.

	IN	CH	MIL	LIMETER		ı	NCH	MILLI	METER	
DIM	MIN	MAX	MIN	MAX	DIM	MIN	MAX	MIN	MAX	
AA	.099	.105	2.51	2.67	М	.600		15.24		
A1	.039	.043	0.99	1.09	N	.270		6.86		
A2	.040	.042	1.02	1.07	bb	.097	.103	2.46	2.62	
D	.688	.692	17.48	17.58	b1	.010	.016	0.25	0.41	
D1	.712	.720	18.08	18.29	c1	.007	.011	0.18	0.28	
Ε	.551	.559	14.00	14.20	е	.02	O BSC	0.5	1 BSC	
E1	.353	.357	8.97	9.07	e1	.04	O BSC	1.02 BSC		
E2	.346	.350	8.79	8.89	e2	.253	NFO ONLY	6.43 INFO ONLY		
E3	.132	.140	3.35	3.56	e3	.12	0 BSC	3.05	5 BSC	
F	.025	BSC	0.	64 BSC	aaa	.004		0	.10	
					bbb		.008	0.	.20	
0		EMICONDUCTOR, HTS RESERVED.	INC.	MECHANIC	AL OU	OUTLINE PRINT VERSION NOT TO SCAI				
TITLE	<u>:</u>				·	DOCUMEN	NT NO: 98ASA	00630D	REV: 0	
	TO-270WB-15						STANDARD: NON-JEDEC			
								17	7 JUN 2014	



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NOT TO	SCALE		
TITLE:		DOCUME	NT NO: 98ASA00684D	REV: 0		
TO-270WBG-15			STANDARD: NON-JEDEC			
		17	JUN 2014			



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.			PRINT VERSION NOT T	O SCALE		
TITLE:			DOCUMENT NO: 98ASA00684D REV: C			
TO-270WBG-15			STANDARD: NON-JEDEC			
			17	JUN 2014		

NOTES:

- 1. CONTROLLING DIMENSION: INCH
- 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
- 3. DATUM PLANE H IS LOCATED AT THE TOP OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE TOP OF THE PARTING LINE.
- DIMENSIONS D AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS .006 INCH (0.15 MM) PER SIDE. DIMENSIONS D AND E1 DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- DIMENSIONS 66 AND 61 DO NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE .005 INCH (0.13 MM) TOTAL IN EXCESS OF THE 66 AND 61 DIMENSIONS AT MAXIMUM MATERIAL CONDITION.
- 6. DATUMS A AND B TO BE DETERMINED AT DATUM PLANE H.
- AND N REPRESENTS THE EXPOSED AND SOLDERABLE AREA OF THE HEAT SLUG. DIMENSIONS M AND N REPRESENT THE VALUES BETWEEN THE TWO OPPOSITE POINTS ALONG THE EDGES OF EXPOSED AREA OF THE HEAT SLUG.
- ADIMENSION A1 IS MEASURED WITH REFERENCE TO DATUM C. THE POSITIVE VALUE IMPLIES THAT THE BOTTOM OF THE PACKAGE IS HIGHER THAN THE BOTTOM OF THE LEAD.
- THESE SURFACES OF THE HEAT SLUG ARE NOT PART OF THE SOLDERABLE SURFACES AND MAY REMAIN UNPLATED.

	INCH		MILLIMETER			INCH		MILLIMETER		
DIM	MIN	MAX	MIN	MAX	DIM	MIN	MAX	MIN	MAX	
AA	.099	.105	2.51	2.67	М	.600		15.24		
A1	.001	.004	0.03	0.10	N	.270		6.86		
A2	A2 (.105)		(2.67)		bb	.097	.103	2.46	2.62	
D	.688	.692	17.48	17.58	b1	.010	.016	0.25	0.41	
D1	.712	.720	18.08	18.29	c1	.007	.011	0.18	0.28	
Ε	.429	.437	10.90	11.10	е	.02	.020 BSC		0.51 BSC	
E1	.353	.357	8.97	9.07	e1	.040 BSC		1.02 BSC		
E2	.346	.350	8.79	8.89	e2	.253 INFO ONLY		6.43 IN	IFO ONLY	
E3	.132	.140	3.35	3.56	e3	.120 BSC		3.05 BSC		
L	.018	.024	0.46	0.61	t	2.	8.	2.	8.	
L1	.010	BSC	0.2	25 BSC	aaa	.004		0.10		
					bbb	.008		0.20		
© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. MECHANIC		AL OU	TLINE PRINT VERSION NOT TO SC		TO SCALE					
TITLE:						DOCUMENT NO: 98ASA00684D REV: O				
TO-270WBG-15					STANDARD: NON-JEDEC					
								17	7 JUN 2014	

PRODUCT DOCUMENTATION, SOFTWARE AND TOOLS

Refer to the following resources to aid your design process.

Application Notes

- AN1907: Solder Reflow Attach Method for High Power RF Devices in Over-Molded Plastic Packages
- AN1955: Thermal Measurement Methodology of RF Power Amplifiers
- AN1977: Quiescent Current Thermal Tracking Circuit in the RF Integrated Circuit Family
- · AN1987: Quiescent Current Control for the RF Integrated Circuit Device Family

Engineering Bulletins

• EB212: Using Data Sheet Impedances for RF LDMOS Devices

Software

- Electromigration MTTF Calculator
- RF High Power Model
- .s2p File

Development Tools

· Printed Circuit Boards

To Download Resources Specific to a Given Part Number:

- 1. Go to http://www.nxp.com/RF
- 2. Search by part number
- 3. Click part number link
- 4. Choose the desired resource from the drop down menu

REVISION HISTORY

The following table summarizes revisions to this document.

Revision	Date	Description			
0	Mar. 2016	Initial release of data sheet			

How to Reach Us:

Home Page: freescale.com

Web Support: freescale.com/support

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast is a trademark of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2016 Freescale Semiconductor, Inc.

