



# Low-Voltage, Low $r_{ON}$ , Dual DPDT Analog Switch

## FEATURES

- Low Voltage Operation (2.0 V to 5.5 V)
- Low On-Resistance @ 2.7 V -  $r_{ON}$ :  
 $SW_1, SW_2 - 3.2 \Omega$   
 $SW_3, SW_4 - 0.64 \Omega$
- Fast Switching:  $t_{ON} = 46 \text{ ns}$   
 $t_{OFF} = 21 \text{ ns}$
- QFN-16 (4x4 mm) Package

## BENEFITS

- Space Saving Solution
- Low Power Consumption
- Guaranteed Low Voltage Operation
- Low Voltage Logic Compatible

## APPLICATIONS

- Cellular Phones
- Integrated Speaker Switching
- Audio and Video Signal Routing
- PCMCIA Cards
- Battery Operated Systems

## DESCRIPTION

The DG2017 is a dual DPDT (double-pole/double-throw), optimized for high performance analog switching, and specifically designed to benefit portable audio applications.

One pair of double-throw switches is sub  $1 \Omega$  for low impedance speaker performance while the second pair of double-throw switches is suitable for microphone applications.

With the DPDT configuration, the DG2017 provides the flexibility for stereo-single-end or differential BTL output structures with a fully integrated differential microphone switching solution.

The DG2017 is an integrated monolithic device in a QFN-16 (4 x 4 mm) package that provides a space saving solution over


the use of multiple single SPDT devices as well as providing the advantage of on-resistance flatness and matching that single SPDT devices cannot offer.

The DG2017 provides low charge injection (2 pC), fast switching time ( $t_{ON}$  and  $t_{OFF}$  less than 100 ns), excellent Off-Isolation and Crosstalk ( $-70 \text{ dB @ 100 kHz}$ ). During operation, continuous current through any or all switches is rated at  $\pm 200 \text{ mA}$ , ideal for portable audio applications.

Built on Vishay Siliconix's low voltage CMOS process, the DG2017 contains an epitaxial layer that prevents latchup. Break-before-make is guaranteed. When on, each switch conducts equally well in both directions, and block up to the power supply level when off.

## FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION

QFN-16 (4 X 4)



### TRUTH TABLE

Logic	NC1, 2, 3 and 4	NO1, 2, 3 and 4
0	ON	OFF
1	OFF	ON

### ORDERING INFORMATION

Temp Range	Package	Part Number
-40 to 85°C	16-Pin QFN (4 x 4 mm)	DG2017DN

**ABSOLUTE MAXIMUM RATINGS**

Reference to GND

V+	-0.3 to +6 V
IN, COM, NC, NO <sup>a</sup>	-0.3 to (V+ + 0.3 V)
Current (Any terminal except NO, NC or COM)	30 mA
Continuous Current (NO, NC, or COM)	±200 mA
Peak Current (Pulsed at 1 ms, 10% duty cycle)	±300 mA
Storage Temperature (D Suffix)	-65 to 150°C
Package Solder Reflow Conditions <sup>d</sup>	
16-Pin QFN (4 x 4 mm)	240°C

Power Dissipation (Packages)<sup>b</sup>

QFN-16 (4x4 mm)	1880 mW
-----------------	---------

- Notes:
- Signals on NC, NO, or COM or IN exceeding V+ will be clamped by internal diodes. Limit forward diode current to maximum current ratings.
  - All leads welded or soldered to PC Board.
  - Derate 23.5 mW/°C above 70°C
  - Manual soldering with iron is not recommended for leadless components. The QFN is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper lip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.

SPECIFICATIONS (V+ = 3 V)							
Parameter	Symbol	Test Conditions Otherwise Unless Specified V+ = 3 V, ±10%, V <sub>IN</sub> = 0.4 or 1.6 V <sup>e</sup>	Temp <sup>a</sup>	Limits -40 to 85°C			Unit
				Min <sup>b</sup>	Typ <sup>c</sup>	Max <sup>b</sup>	
<b>Analog Switch</b>							
Analog Signal Range <sup>d</sup>	V <sub>NO</sub> , V <sub>NC</sub> , V <sub>COM</sub>		Full	0		V+	V
<b>DC Characteristics</b>							
On-Resistance	r <sub>ON</sub> (SW <sub>1</sub> , SW <sub>2</sub> )	V+ = 2.7 V, V <sub>COM</sub> = 0.2 V/1.5 V, I <sub>NO</sub> , I <sub>NC</sub> = 10 mA	Room Full		3.2	3.7 4.3	Ω
	r <sub>ON</sub> (SW <sub>3</sub> , SW <sub>4</sub> )	V+ = 2.7 V, V <sub>COM</sub> = 0.2 V/1.5 V, I <sub>NO</sub> , I <sub>NC</sub> = 100 mA	Room Full		0.67	1.1 1.2	
r <sub>ON</sub> Flatness <sup>d</sup>	r <sub>ON</sub> (SW <sub>1</sub> , SW <sub>2</sub> )	V+ = 2.7 V, V <sub>COM</sub> = 0.2 V/1.5 V, I <sub>NO</sub> , I <sub>NC</sub> = 10 mA	Room Full		1.4	2.0	
	r <sub>ON</sub> (SW <sub>3</sub> , SW <sub>4</sub> )	V+ = 2.7 V, V <sub>COM</sub> = 0.2 V/1.5 V, I <sub>NO</sub> , I <sub>NC</sub> = 100 mA	Room Full		0.12	0.3	
r <sub>ON</sub> Match <sup>d</sup>	Δr <sub>ON</sub> (SW <sub>1</sub> , SW <sub>2</sub> )	V+ = 2.7 V, V <sub>COM</sub> = 0.2 V/1.5 V, I <sub>NO</sub> , I <sub>NC</sub> = 10 mA	Room Full			0.3	
	Δr <sub>ON</sub> (SW <sub>3</sub> , SW <sub>4</sub> )	V+ = 2.7 V, V <sub>COM</sub> = 0.2 V/1.5 V, I <sub>NO</sub> , I <sub>NC</sub> = 100 mA	Room Full			0.3	
Switch Off Leakage Current	I <sub>NO(off)</sub> , I <sub>NC(off)</sub>	V+ = 3.3 V, V <sub>NO</sub> , V <sub>NC</sub> = 0.3 V/3.0 V V <sub>COM</sub> = 0.3 V/3.0 V	Room Full	-0.5 5.0		0.5 5.0	nA
	I <sub>COM(off)</sub>		Room Full	-0.5 5.0		0.5 5.0	
Channel-On Leakage Current	I <sub>COM(on)</sub>	V+ = 3.3 V, V <sub>NO</sub> =V <sub>NC</sub> V <sub>COM</sub> = 0.3 V/3.0 V	Room Full	-0.5 5.0		0.5 5.0	
<b>Digital Control</b>							
Input High Voltage	V <sub>INH</sub>		Full	1.6			V
Input Low Voltage	V <sub>INL</sub>		Full			0.4	
Input Capacitance	C <sub>in</sub>		Full		6		pF
Input Current	I <sub>INL</sub> or I <sub>INH</sub>	V <sub>IN</sub> = 0 or V+	Full	-1		1	μA









SPECIFICATIONS (V+ = 3 V)										
Parameter	Symbol	Test Conditions Otherwise Unless Specified V+ = 3 V, ±10%, VIN = 0.4 or 1.6 V <sup>e</sup>	Temp <sup>a</sup>	Limits -40 to 85°C			Unit			
				Min <sup>b</sup>	Typ <sup>c</sup>	Max <sup>b</sup>				
<b>Dynamic Characteristics</b>										
Turn-On Time	t <sub>ON</sub> , (SW <sub>1</sub> , SW <sub>2</sub> )	V <sub>NO</sub> or V <sub>NC</sub> = 2.0 V, R <sub>L</sub> = 300 Ω, C <sub>L</sub> = 35 pF (Figure 1,2)	Room Full		62	85 91	ns			
	t <sub>ON</sub> , (SW <sub>3</sub> , SW <sub>4</sub> )		Room Full		46	74 79				
Turn-Off Time	t <sub>ON</sub> , (SW <sub>1</sub> , SW <sub>2</sub> )		Room Full		12	35 36				
	t <sub>ON</sub> , (SW <sub>3</sub> , SW <sub>4</sub> )		Room Full		21	46 48				
Break-Before-Make Time	t <sub>d</sub> , (SW <sub>1</sub> , SW <sub>2</sub> )		Full	5	45					
	t <sub>d</sub> , (SW <sub>3</sub> , SW <sub>4</sub> )		Full	5	26					
Charge Injection <sup>d</sup>	Q <sub>INJ</sub> , (SW <sub>1</sub> , SW <sub>2</sub> )	C <sub>L</sub> = 1 nF, V <sub>GEN</sub> = 0 V, R <sub>GEN</sub> = 0 Ω (Figure 3)	Room		2		pC			
	Q <sub>INJ</sub> , (SW <sub>3</sub> , SW <sub>4</sub> )				1					
Off-Isolation <sup>d</sup>	OIRR, (SW <sub>1</sub> , SW <sub>2</sub> )	R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 5 pF, f = 1 MHz (Figure 4)	Room		-68		dB			
	OIRR, (SW <sub>3</sub> , SW <sub>4</sub> )				-51					
Crosstalk <sup>d</sup>	X <sub>TALK</sub> , (SW <sub>1</sub> , SW <sub>2</sub> )					-69				
	X <sub>TALK</sub> , (SW <sub>3</sub> , SW <sub>4</sub> )					-51				
N <sub>O</sub> , N <sub>C</sub> Off Capacitance <sup>d</sup>	C <sub>OFF</sub> , (SW <sub>1</sub> , SW <sub>2</sub> )	V <sub>IN</sub> = 0 or V+, f = 1 MHz	Room		12		pF			
	C <sub>OFF</sub> , (SW <sub>3</sub> , SW <sub>4</sub> )				43					
Channel-On Capacitance <sup>d</sup>	C <sub>ON</sub> , (SW <sub>1</sub> , SW <sub>2</sub> )					86				
	C <sub>ON</sub> , (SW <sub>3</sub> , SW <sub>4</sub> )					283				
<b>Power Supply</b>										
Power Supply Range	V+				2.0				5.5	V
Power Supply Current	I+	V <sub>OE</sub> = 0 or V+				1.0	μA			

Notes:


- Room = 25°C, Full = as determined by the operating suffix.
- Typical values are for design aid only, not guaranteed nor subject to production testing.
- The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- Guarantee by design, nor subjected to production test.
- V<sub>IN</sub> = input voltage to perform proper function.
- Guaranteed by 5-V leakage testing, not production tested.

**TYPICAL CHARACTERISTICS (25 °C UNLESS NOTED)**




**TYPICAL CHARACTERISTICS (25 °C UNLESS NOTED)**


Leakage Current vs. Temperature




Leakage vs. Analog Voltage




Switching Time vs. Temperature




Switching Time vs. Temperature





Insertion Loss, Off-Isolation Crosstalk vs. Frequency




Insertion Loss, Off-Isolation Crosstalk vs. Frequency



**TYPICAL CHARACTERISTICS (25 °C UNLESS NOTED)**




**TEST CIRCUITS**



$C_L$  (includes fixture and stray capacitance)


$$V_{OUT} = V_{COM} \left( \frac{R_L}{R_L + R_{ON}} \right)$$



Logic "1" = Switch On  
 Logic input waveforms inverted for switches that have the opposite logic sense.

**Figure 1.** Switching Time

TEST CIRCUITS



$C_L$  (includes fixture and stray capacitance)






Figure 2. Break-Before-Make Interval



IN depends on switch configuration: input polarity determined by sense of switch.

Figure 3. Charge Injection




Figure 4. Off-Isolation




Figure 5. Channel Off/On Capacitance

This datasheet has been download from:

[www.datasheetcatalog.com](http://www.datasheetcatalog.com)

Datasheets for electronics components.





## Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.