



# $0.35-\Omega$ Low-Voltage Dual SPDT Analog Switch

#### **DESCRIPTION**

The DG2535/DG2536 is a sub 1  $\Omega$  (0.35  $\Omega$  at 2.7 V) dual SPDT analog switches designed for low voltage applications.

The DG2535/DG2536 has on-resistance matching (less than 0.05  $\Omega$  at 2.7 V) and flatness (less than 0.2  $\Omega$  at 2.7 V) that are guaranteed over the entire voltage range. Additionally, low logic thresholds make the DG2535/DG2536 an ideal interface to low voltage DSP control signals.

The DG2535/DG2536 has fast switching speed with break-before-make guaranteed. In the On condition, all switching elements conduct equally in both directions. Off-isolation and crosstalk is - 69 dB at 100 kHz.

The DG2535/DG2536 is built on Vishay Siliconix's high-density low voltage CMOS process. An eptiaxial layer is built in to prevent latchup. The DG2535/DG2536 contains the additional benefit of 2,000 V ESD protection.

In space saving MSOP-10 and DFN-10 lead (Pb)-free packages, the DG2535/DG2536 are high performance, low  $r_{ON}$  switches for battery powered applications. No lead (Pb) is used in the manufacturing process either inside the device/package or on the external terminations. As a committed partner to the community and the environment, Vishay Siliconix manufactures this product with the lead (Pb)-free device terminations. For analog switching products manufactured in DFN packages, the lead (Pb)-free "-E3/E4" suffix is being used as a designator. Lead (Pb)-free DFN products purchased at any time will have either a nickel-palladium-gold device termination or a 100 % matte tin device termination. The different lead (Pb)-free materials are interchangeable and meet all JEDEC standards for reflow and MSL rating.

#### **FEATURES**

- · Low Voltage Operation
- Low On-Resistance r<sub>ON</sub>: 0.35 Ω at 2.7 V
- 69 dB OIRR at 2.7 V, 100 kHz
- MSOP-10 and DFN-10 Packages
- ESD Protection > 2000 V
- Latch-Up Current > 300 mA (JESD 78)


### **BENEFITS**

- Reduced Power Consumption
- High Accuracy
- Reduce Board Space
- 1.8 V Logic Compatible
- · High Bandwidth

#### **APPLICATIONS**

- · Cellular Phones
- · Speaker Headset Switching
- · Audio and Video Signal Routing
- PCMCIA Cards
- · Battery Operated Systems
- · Relay Replacement

### **FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION**



TRUTH TABLE					
Logic	NC1 and NC2	NO1 and NO2			
0	ON	OFF			
1	OFF	ON			

ORDERING INFORMATION				
Temp Range	Package	Part Number		
40 to 05 00	MSOP-10	DG2535DQ-T1-E3 DG2536DQ-T1-E3		
- 40 to 85 °C	DFN-10	DG2535DN-T1-E4 DG2536DN-T1-E4		

Document Number: 72939 S-71009-Rev. E, 14-May-07



ABSOLUTE MAXIMUM RATINGS					
Parameter	Limit	Unit			
Referenced V+ to GND		- 0.3 to + 6	\/		
IN, COM, NC, NO <sup>a</sup>		- 0.3 to (V+ + 0.3)	V		
Continuous Current (NO, NC, COM)	± 300	mA			
Peak Current (Pulsed at 1 ms, 10 % duty cycle)		± 500	TIIA		
Storage Temperature (D Suffix)	- 65 to 150		°C		
ESD per Method 3015.7		> 2	kV		
Power Dissipation (Packages) <sup>b</sup>	MSOP-10 <sup>c</sup>	320	mW		
	DFN-10 <sup>d</sup>	1191	11100		

#### Notes

- a. Signals on NC, NO, or COM or IN exceeding V+ will be clamped by internal diodes. Limit forward diode current to maximum current ratings.
- b. All leads welded or soldered to PC Board.
- c. Derate 4.0 mW/°C above 70 °C
- d. Derate 14.9 mW/°C above 70 °C.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

SPECIFICATIONS (V+ = 3 V)							
		Test Conditions Otherwise Unless Specified  Limits - 40 to 85 °C		C.			
Parameter	Symbol	$V+ = 3 V, \pm 10 \%, V_{IN} = 0.5 \text{ or } 1.4 V^{e}$	Temp <sup>a</sup>	Min <sup>b</sup>	Typ <sup>c</sup>	Max <sup>b</sup>	Unit
Analog Switch							
Analog Signal Range <sup>d</sup>	$V_{NO}, V_{NC} V_{COM}$		Full	0		V+	V
On-Resistance	r <sub>ON</sub>	$V+ = 2.7 \text{ V}, V_{COM} = 0.6 \text{ V}/1.5 \text{ V}, I_{NO}, I_{NC} = 100 \text{ mA}$	Room Full		0.35	0.5 0.6	
r <sub>ON</sub> Flatness <sup>d</sup>	r <sub>ON</sub> Flatness		Room		0.09	0.2	Ω
On-Resistance Match Between Channels <sup>d</sup>	$\Delta r_{DS(on)}$		Room			0.05	
Switch Off Leakage Current	V+ = 3.3 V	Room Full	- 1 - 10		1 10		
	I <sub>COM(off)</sub>	$V_{NO}$ , $V_{NC} = 0.3 \text{ V/3 V}$ , $V_{COM} = 3 \text{ V/0.3 V}$	Room Full	- 1 - 10		1 10	nA
Channel-On Leakage Current	I <sub>COM(on)</sub>	$V+ = 3.3 \text{ V}, V_{NO}, V_{NC} = V_{COM} = 0.3 \text{ V/3 V}$	Room Full	- 1 - 10		1 10	
Digital Control							
Input High Voltage <sup>d</sup>	V <sub>INH</sub>		Full	1.4			V
Input Low Voltage	V <sub>INL</sub>		Full			0.5	, v
Input Capacitance	C <sub>in</sub>		Full		10		pF
Input Current	I <sub>INL</sub> or I <sub>INH</sub>	V <sub>IN</sub> = 0 or V+	Full	1		1	μΑ




SPECIFICATIONS (V+ = 3 V)							
	Symbol	Test Conditions Otherwise Unless Specified V+ = 3 V, ± 10 %, V <sub>IN</sub> = 0.4 or 2.0 V <sup>e</sup>	Temp <sup>a</sup>	Limits - 40 to 85 °C			
Parameter				Min <sup>b</sup>	Typ <sup>c</sup>	Max <sup>b</sup>	Unit
Dynamic Characteristics							
Turn-On Time	t <sub>ON</sub>	$V_{NO}$ or $V_{NC}$ = 2.0 V, $R_L$ = 50 $\Omega$ , $C_L$ = 35 pF	Room Full		52	82 90	
Turn-Off Time	t <sub>OFF</sub>		Room Full		43	73 78	ns
Break-Before-Make Time	t <sub>d</sub>		Full	1	6		
Charge Injection <sup>d</sup>	Q <sub>INJ</sub>	$C_L$ = 1 nF, $V_{GEN}$ = 1.5 V, $R_{GEN}$ = 0 $\Omega$	Room		21		рC
Off-Isolation <sup>d</sup>	OIRR	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 100 kHz$	Room		- 69		dB
Crosstalk <sup>d</sup>	X <sub>TALK</sub>		Room		- 69		uB
N <sub>O</sub> , N <sub>C</sub> Off Capacitance <sup>d</sup>	C <sub>NO(off)</sub>	V <sub>IN</sub> = 0 or V+, f = 1 MHz	Room		145		- pF
	C <sub>NC(off)</sub>		Room		145		
Channel-On Capacitance <sup>d</sup>	C <sub>NO(on)</sub>	V <sub>IN</sub> = 0 or V+, f = 1 MHz	Room		406		
	C <sub>NC(on</sub>		Room		406		
Power Supply				•			•
Power Supply Current	l+	$V_{IN} = 0$ or $V+$	Full			1.0	μΑ


- a. Room = 25 °C, Full = as determined by the operating suffix.
  b. Typical values are for design aid only, not guaranteed nor subject to production testing.
  c. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
  d. Guarantee by design, nor subjected to production test.
  e. V<sub>IN</sub> = input voltage to perform proper function.

# VISHAY.


# TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



 $r_{\mbox{\scriptsize ON}}$  vs.  $V_{\mbox{\scriptsize COM}}$  and Supply Voltage




Temperature (°C) **Supply Current vs. Temperature** 




0.8 V+ = 3.0 V 0.7  $I_S = 100 \text{ mA}$ 0.6  $r_{\mathsf{ON}}$  - On-Resistance  $(\Omega)$ 0.5 85 °C - 40 °C 0.4 25 °C 0.3 0.2 0.1 0.0 0.0 0.5 1.0 1.5 2.5 3.0 V<sub>COM</sub> - Analog Voltage (V)

 $r_{\mbox{\scriptsize ON}}$  vs. Analog Voltage and Temperature (NC1)




**Supply Current vs. Input Switching Frequency** 




Leakage vs. Analog Voltage




## TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Switching Time vs. Temperature



Switching Threshold vs. Supply Voltage




Insertion Loss, Off-Isolation Crosstalk vs. Frequency




Charge Injection vs. Analog Voltage

# **TEST CIRCUITS**



 $\mathbf{C}_{\mathbf{L}}$  (includes fixture and stray capacitance)

$$V_{OUT} = V_{COM} \left( \frac{R_L}{R_L + R_{ON}} \right)$$




Logic "1" = Switch On Logic input waveforms inverted for switches that have the opposite logic sense.

Figure 1. Switching Time

# VISHAY.

### **TEST CIRCUITS**



C<sub>L</sub> (includes fixture and stray capacitance)

Figure 2. Break-Before-Make Interval






Figure 3. Charge Injection








Figure 5. Channel Off/On Capacitance

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="http://www.vishay.com/ppg?72939">http://www.vishay.com/ppg?72939</a>.



Vishay

# **Disclaimer**

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Document Number: 91000
Revision: 18-Jul-08
www.vishay.com