


Power MOSFET

PRODUCT SUMMARY					
V _{DS} (V)	500				
R _{DS(on)} (Max.) (Ω)	V _{GS} = 10 V	V _{GS} = 10 V 0.13			
Q _g (Max.) (nC)	180				
Q _{gs} (nC)	46				
Q _{gd} (nC)	71				
Configuration	Single				



FEATURES

 \bullet Low Gate Charge $\mathbf{Q}_{\mathbf{g}}$ Results in Simple Drive Requirement



Improved Gate, Avalanche and Dynamic dV/dt RoHS

- Fully Characterized Capacitance and Avalanche Voltage and Current
- Effective Coss Specified
- Compliant to RoHS Directive 2002/95/EC

APPLICATIONS

- Switch Mode Power Supply (SMPS)
- Uninterruptible Power Supply
- High Speed Power Switching

TYPICAL SMPS TOPOLOGIES

- Full Bridge Converters
- Power Factor Correction Boost

ORDERING INFORMATION			
Package	Super-247		
Lead (Pb)-free	IRFPS37N50APbF		
	SiHFPS37N50A-E3		
SnPb	IRFPS37N50A		
	SiHFPS37N50A		

ABSOLUTE MAXIMUM RATINGS (T _C = 25 °C, unless otherwise noted)					
PARAMETER			SYMBOL	LIMIT	UNIT
Drain-Source Voltage			V _{DS}	500	V
Gate-Source Voltage			V_{GS}	± 30	7 v
Continuous Drain Current	V _{GS} at 10 V	T _C = 25 °C		36	
Continuous Drain Current	V _{GS} at 10 V	T _C = 100 °C	I _D	23	Α
Pulsed Drain Current ^a			I _{DM}	144	
Linear Derating Factor				3.6	W/°C
Single Pulse Avalanche Energy ^b			E _{AS}	1260	mJ
Repetitive Avalanche Current ^a			I _{AR}	36	Α
Repetitive Avalanche Energy ^a			E _{AR}	44	mJ
Maximum Power Dissipation $T_C = 25 ^{\circ}C$			P_{D}	446	W
Peak Diode Recovery dV/dt ^c			dV/dt	3.5	V/ns
Operating Junction and Storage Temperature Range			T _J , T _{stg}	- 55 to + 150	°C
Soldering Recommendations (Peak Temperature)	for	10 s		300 ^d] ''

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. Starting T_J = 25 °C, L = 1.94 mH, R_g = 25 Ω , I_{AS} = 36 A (see fig. 12).
- c. $I_{SD} \le 36$ A, $dI/dt \le 145$ A/µs, $V_{DD} \le V_{DS}$, $T_J \le 150$ °C.
- d. 1.6 mm from case.

^{*} Pb containing terminations are not RoHS compliant, exemptions may apply

IRFPS37N50A, SiHFPS37N50A

Vishay Siliconix



THERMAL RESISTANCE RATINGS					
PARAMETER SYMBOL TYP. MAX. UNIT					
Maximum Junction-to-Ambient	R _{thJA}	-	40		
Case-to-Sink, Flat, Greased Surface	R _{thCS}	0.24	-	°C/W	
Maximum Junction-to-Case (Drain)	R _{thJC}	-	0.28		

PARAMETER	SYMBOL	TES	ST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Static							
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		500	-	-	V
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} :	= V _{GS} , I _D = 250 μA	2.0	-	4.0	V
Gate-Source Leakage	I _{GSS}		V _{GS} = ± 30 V	-	-	± 100	nA
Zero Gate Voltage Drain Current	1	V _{DS} :	= 500 V, V _{GS} = 0 V	-	-	25	- μΑ
Zero Gate Voltage Drain Gurrent	I _{DSS}	V _{DS} = 400 \	/, V _{GS} = 0 V, T _J = 150 °C	-	-	250	
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 22 A ^b	-	-	0.13	Ω
Forward Transconductance	9 _{fs}	V _{DS}	= 50 V, I _D = 22 A ^b	20	-	-	S
Dynamic							
Input Capacitance	C _{iss}	$V_{GS} = 0 \text{ V},$ $V_{DS} = 25 \text{ V},$ f = 1.0 MHz, see fig. 5		-	5579	-	
Output Capacitance	C _{oss}			1	810	-	
Reverse Transfer Capacitance	C_{rss}			1	36	-	nE
Output Capacitance	Coss		$V_{DS} = 1.0 \text{ V}$, $f = 1.0 \text{ MHz}$	1	7905	-	pF
Оприг Сараспансе		V _{DS} = 400 V , f = 1.0 MHz	-	221	-		
Effective Output Capacitance	Coss eff.	V _{DS} = 0 V to 400 V		-	400		-
Total Gate Charge	Q_g			1	-	180	
Gate-Source Charge	Q_{gs}	$V_{GS} = 10 \text{ V}$ $I_D = 36 \text{ A}, V_{DS} = 400 \text{ V},$ see fig. 6 and 13b		1	-	46	nC
Gate-Drain Charge	Q_{gd}		555 Ng. 1 54		-	71	
Turn-On Delay Time	t _{d(on)}	V_{DD} = 250 V, I_{D} = 36 A, R_{G} = 2.15 Ω, R_{D} = 7.0 Ω, see fig. 10 ^b		1	23	-	
Rise Time	t _r			1	98	-	- ns
Turn-Off Delay Time	$t_{d(off)}$			1	52	-	
Fall Time	t _f			1	80	-	
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode		ı	-	36	A
Pulsed Diode Forward Current ^a	I _{SM}			_	-	144	
Body Diode Voltage	V_{SD}	T _J = 25 °C	C, I _S = 36 A, V _{GS} = 0 V ^b	-	=	1.5	V
Body Diode Reverse Recovery Time	t _{rr}	T _ 05 °C I	- 26 A dl/dt - 100 A/::ch	-	570	860	ns
Body Diode Reverse Recovery Charge	Q _{rr}	$T_J = 25 ^{\circ}\text{C}, I_F = 36 \text{A}, dI/dt = 100 \text{A}/\mu \text{s}^{\text{b}}$		-	8.6	13	μC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by L _S			v L _s and	L _D)	

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. Pulse width \leq 300 µs; duty cycle \leq 2 %.
- c. C_{oss} eff. is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 % to 80 % V_{DS} .

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case






Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 12d - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit

Peak Diode Recovery dV/dt Test Circuit







Fig. 14 - For N-Channel


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?91258.


Document Number: 91258 S11-0111-Rev. C, 07-Feb-11

TO-274AA (High Voltage)


VERSION 1: FACILITY CODE = Y








♦ 0.10 (0.25) ♠ B A ♠





Detail "A" Scale: 2:1

	MILLIMETERS		INC	HES
DIM.	MIN.	MAX.	MIN.	MAX.
Α	4.70	5.30	0.185	0.209
A1	1.50	2.50	0.059	0.098
A2	2.25	2.65	0.089	0.104
b	1.30	1.60	0.051	0.063
b2	1.80	2.20	0.071	0.087
b4	3.00	3.25	0.118	0.128
c ⁽¹⁾	0.38	0.89	0.015	0.035
D	19.80	20.80	0.780	0.819

MILLIMETERS		INC	HES
MIN.	MAX.	MIN.	MAX.
15.50	16.10	0.610	0.634
0.70	1.30	0.028	0.051
15.10	16.10	0.594	0.634
13.30	13.90	0.524	0.547
5.45 BSC		0.215	BSC
13.70	14.70	0.539	0.579
1.00	1.60	0.039	0.063
2.00	3.00	0.079	0.118
	MIN. 15.50 0.70 15.10 13.30 5.45 13.70 1.00	MIN. MAX. 15.50 16.10 0.70 1.30 15.10 16.10 13.30 13.90 5.45 BSC 13.70 14.70 1.00 1.60	MIN. MAX. MIN. 15.50 16.10 0.610 0.70 1.30 0.028 15.10 16.10 0.594 13.30 13.90 0.524 5.45 BSC 0.215 13.70 14.70 0.539 1.00 1.60 0.039


Notes

- Dimensioning and tolerancing per ASME Y14.5M-1994
- Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outer extremes of the plastic body
- Outline conforms to JEDEC® outline to TO-274AA
- (1) Dimension measured at tip of lead

Revision: 19-Oct-2020 1 Document Number: 91365



VERSION 2: FACILITY CODE = N



	MILLIMETERS			
DIM.	MIN.	MAX.		
Α	4.83	5.21		
A1	2.29	2.54		
A2	1.91	2.16		
b'	1.07	1.28		
b	1.07	1.33		
b1	1.91	2.41		
b2	1.91	2.16		
b3	2.87	3.38		
b4	2.87	3.13		
c'	0.55	0.65		
С	0.55	0.68		
D	20.80	21.10		

DIM. MIN. MAX. D1 16.25 17.65 D2 0.50 0.80 E 15.75 16.13 E1 13.10 14.15 E2 3.68 5.10 E3 1.00 1.90 E4 12.38 13.43		MILLIMETERS			
D2 0.50 0.80 E 15.75 16.13 E1 13.10 14.15 E2 3.68 5.10 E3 1.00 1.90 E4 12.38 13.43	DIM.	MIN.	MAX.		
E 15.75 16.13 E1 13.10 14.15 E2 3.68 5.10 E3 1.00 1.90 E4 12.38 13.43	D1	16.25	17.65		
E1 13.10 14.15 E2 3.68 5.10 E3 1.00 1.90 E4 12.38 13.43	D2	0.50	0.80		
E2 3.68 5.10 E3 1.00 1.90 E4 12.38 13.43	E	15.75	16.13		
E3 1.00 1.90 E4 12.38 13.43	E1	13.10	14.15		
E4 12.38 13.43	E2	3.68	5.10		
	E3	1.00	1.90		
	E4	12.38	13.43		
e 5.44 BSC	е	5.44 BSC			
N 3	N	3			
L 19.81 20.32	L	19.81	20.32		
L1 3.70 4.00	L1	3.70	4.00		
Q 5.49 6.00	Q	5.49	6.00		

ECN: E20-0538-Rev. C, 19-Oct-2020 DWG: 5975

- Dimensioning and tolerancing per ASME Y14.5M-1994 Outline conforms to JEDEC® outline to TO-274AD Dimensions are measured in mm, angles are in degree

- Metal surfaces are tin plated, except area of cut

Revision: 19-Oct-2020 Document Number: 91365

Legal Disclaimer Notice



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

© 2019 VISHAY INTERTECHNOLOGY, INC. ALL RIGHTS RESERVED