



## **Dual N-Channel 100-V (D-S) MOSFET**


PRODUCT SUMMARY					
V <sub>DS</sub> (V)	$R_{DS(on)}(\Omega)$	I <sub>D</sub> (A)	Q <sub>g</sub> (Typ.)		
100	0.567 at V <sub>GS</sub> = 10 V	2.5	2.2 nC		


# FEATURES

- Halogen-free According to IEC 61249-2-21 Definition
- TrenchFET<sup>®</sup> Power MOSFET
- New Thermally Enhanced PowerPAK<sup>®</sup> ChipFET<sup>®</sup> Package
  - Small Footprint Area
  - Low On-Resistance
  - Thin 0.8 mm Profile
- Compliant to RoHS Directive 2002/95/EC



ROHS COMPLIANT HALOGEN FREE






Ordering Information: Si5980DU-T1-GE3 (Lead (Pb)-free and Halogen-free)

### **APPLICATIONS**

- Load Supply
- Power Supply



N-Channel MOSFET

N-Channel MOSFET

Parameter	Symbol	Limit	Unit		
Drain-Source Voltage	V <sub>DS</sub>	100	v		
Gate-Source Voltage		$V_{GS}$			± 20
	T <sub>C</sub> = 25 °C		2.5		
Continuous Drain Current (T <sub>.1</sub> = 150 °C)	$T_C = 70  ^{\circ}C$	I <sub>D</sub>	2.0		
Jenningen Ziam Ganem (i.g. 186 G)	T <sub>A</sub> = 25 °C	.0	1.3 <sup>b, c</sup>		
	T <sub>A</sub> = 70 °C		1.0 <sup>b, c</sup>	A	
Pulsed Drain Current		I <sub>DM</sub>	3		
Continuous Source-Drain Diode Current	T <sub>C</sub> = 25 °C	I <sub>S</sub>	6 <sup>a</sup>		
Continuous Course Brain Blode Carrent	$T_A = 25  ^{\circ}C$	.5	1.7 <sup>b, c</sup>		
Single Pulse Avalanche Current	L = 0.1 mH	I <sub>AS</sub>	2		
Avalanche Energy	L = 0.111111	E <sub>AS</sub>	0.2	mJ	
	T <sub>C</sub> = 25 °C		7.8		
Maximum Power Dissipation	T <sub>C</sub> = 70 °C	P <sub>D</sub>	5.0	w	
Maximum rower Dissipation	T <sub>A</sub> = 25 °C	, п	2.0 <sup>b, c</sup>	• • • • • • • • • • • • • • • • • • • •	
	T <sub>A</sub> = 70 °C		1.3 <sup>b, c</sup>		
Operating Junction and Storage Temperature Ra	T <sub>J</sub> , T <sub>stg</sub>	- 55 to 150	°C		
Soldering Recommendations (Peak Temperature	Ŭ	260			

THERMAL RESISTANCE RATINGS						
Parameter		Symbol	Typical	Maximum	Unit	
Maximum Junction-to-Ambient <sup>b, f</sup>	t ≤ 5 s	R <sub>thJA</sub>	49	61	°C/W	
Maximum Junction-to-Case (Drain)	Steady State	R <sub>thJC</sub>	13	16	7 0/1/	

#### Notes:

- a. Package limited.
- b. Surface Mounted on 1" x 1" FR4 board.
- c t = 5 s
- d. See Solder Profile (<a href="https://www.vishay.com/ppg?73257">www.vishay.com/ppg?73257</a>). The PowerPAK ChipFET is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- e. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.
- f. Maximum under Steady State conditions is 110 °C/W.

Document Number: 65576 S10-0033-Rev. A, 11-Jan-10

# Vishay Siliconix



Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Static	-					l
Drain-Source Breakdown Voltage	V <sub>DS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	100			V
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_{J}$	J 050 A		112		mV/°C
V <sub>GS(th)</sub> Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I <sub>D</sub> = 250 μA		- 7.3		
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}, I_D = 250 \mu A$	2		4	V
Gate-Source Leakage	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 100 V, V <sub>GS</sub> = 0 V			1	
		V <sub>DS</sub> = 100 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 55 °C			10	μΑ
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	$V_{DS} \ge 3 \text{ V}, V_{GS} = 10 \text{ V}$	3			Α
Drain-Source On-State Resistance <sup>a</sup>	R <sub>DS(on)</sub>	$V_{GS} = 10 \text{ V}, I_D = 0.4 \text{ A}$		0.472	0.567	Ω
Forward Transconductance <sup>a</sup>	9 <sub>fs</sub>	V <sub>DS</sub> = 20 V, I <sub>D</sub> = 1.3 A		2		S
Dynamic <sup>b</sup>						
Input Capacitance	C <sub>iss</sub>			78		pF
Output Capacitance	C <sub>oss</sub>	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		11		
Reverse Transfer Capacitance	C <sub>rss</sub>			4		
Total Gate Charge	Qg			2.2	3.3	
Gate-Source Charge	Q <sub>gs</sub>	$V_{DS} = 50 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 1.3 \text{ A}$		1.0		nC
Gate-Drain Charge	Q <sub>gd</sub>			0.4		
Gate Resistance	R <sub>g</sub>	f = 1 MHz	0.5	2.4	4.8	Ω
Turn-On Delay Time	t <sub>d(on)</sub>			7	14	-
Rise Time	t <sub>r</sub>	$V_{DD}$ = 50 V, $R_L$ = 50 $\Omega$		10	20	
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D \cong 1 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$		7	14	
Fall Time	t <sub>f</sub>			8	16	
Turn-On Delay Time	t <sub>d(on)</sub>			8	16	ns
Rise Time	t <sub>r</sub>	$V_{DD}$ = 50 V, $R_L$ = 50 $\Omega$		11	20	-
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D\cong$ 1 A, $V_{GEN}$ = 7.5 V, $R_g$ = 1 $\Omega$		8	16	
Fall Time	t <sub>f</sub>			9	18	
<b>Drain-Source Body Diode Characteristi</b>	cs				L	L
Continuous Source-Drain Diode Current	I <sub>S</sub>	T <sub>C</sub> = 25 °C			6	
Pulse Diode Forward Current	I <sub>SM</sub>				3	Α
Body Diode Voltage	$V_{SD}$	I <sub>S</sub> = 1 A, V <sub>GS</sub> = 0 V		0.8	1.2	V
Body Diode Reverse Recovery Time	t <sub>rr</sub>			22	33	ns
Body Diode Reverse Recovery Charge	Diode Reverse Recovery Charge $Q_{rr}$ $I_F = 1 \text{ A, dl/dt} = 100 \text{ A/µs, T}_J = 25 ^{\circ}\text{C}$			20	30	nC
Reverse Recovery Fall Time	t <sub>a</sub>	$=$ $_{\rm IF}$ = 1 A, $_{\rm GI/GI}$ = 100 A/ $_{\rm HS}$ , $_{\rm IJ}$ = 25 $_{\rm G}$		15		
Reverse Recovery Rise Time t <sub>b</sub>				7		ns

#### Notes


- a. Pulse test; pulse width  $\leq 300~\mu s,$  duty cycle  $\leq 2~\%.$
- b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.






#### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted





 $V_{\text{DS}}$  - Drain-to-Source Voltage (V)







On-Resistance vs. Drain Current and Gate Voltage





Transfer Characteristics






On-Resistance vs. Junction Temperature


## Vishay Siliconix


# VISHAY

### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




#### Source-Drain Diode Forward Voltage






On-Resistance vs. Gate-to-Source Voltage



Single Pulse Power, Junction-to-Ambient




Safe Operating Area







#### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



T<sub>C</sub> - Case Temperature (°C)

#### **Current Derating\***





Document Number: 65576 S10-0033-Rev. A, 11-Jan-10

Power, Junction-to-Case


Power, Junction-to-Ambient

<sup>\*</sup> The power dissipation  $P_D$  is based on  $T_{J(max)} = 150$  °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit


## Vishay Siliconix

# VISHAY

#### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg?65576">www.vishay.com/ppg?65576</a>.



Vishay

## **Disclaimer**

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Document Number: 91000
Revision: 18-Jul-08
www.vishay.com