


Power MOSFET

PRODUCT SUMMARY					
V _{DS} (V)	250	250			
$R_{DS(on)}(\Omega)$	V _{GS} = 10 V	0.125			
Q _g (Max.) (nC)	100	100			
Q _{gs} (nC)	17	17			
Q _{gd} (nC)	44	44			
Configuration	Sing	Single			



FEATURES

- Advanced Process Technology
- · Dynamic dV/dt Rating
- 175 °C Operating Temperature
- Fully Avalanche Rated
- · Fast Switching
- · Ease of Paralleling
- · Simple Drive Requirements
- Lead (Pb)-free Available

DESCRIPTION

Fifth generation Power MOSFETs from Vishay utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that these Power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications.

The TO-247 package is preferred for commercial-industrial applications where higher power levels preclude the use of TO-220 devices. The TO-247 is similar but superior to the earlier TO-218 package because of its isolated mounting hole.

ORDERING INFORMATION		
Package	TO-247	
Lead (Pb)-free	IRFP254NPbF	
Leau (FD)-liee	SiHFP254N-E3	
SnPb	IRFP254N	
SIFD	SiHFP254N	

ABSOLUTE MAXIMUM RATINGS T _C = 25 °C, unless otherwise noted					
PARAMETER		SYMBOL	LIMIT	UNIT	
Drain-Source Voltage		V_{DS}	250	V	
Gate-Source Voltage		V_{GS}	± 20		
Continuous Drain Current	V_{GS} at 10 V $T_C = 25 ^{\circ}C$	I-	23		
Continuous Brain Current	$T_{\rm C} = 100 ^{\circ}$ C	I _D	16	Α	
Pulsed Drain Current ^a	I_{DM}	92	1		
Linear Derating Factor			1.5	W/°C	
Single Pulse Avalanche Energy ^b		E _{AS}	300	mJ	
Repetitive Avalanche Current ^a		I _{AR}	14	Α	
Repetitive Avalanche Energy ^a		E_{AR}	22	mJ	
Maximum Power Dissipation $T_C = 25 ^{\circ}C$		P_D	220	W	
Peak Diode Recovery dV/dtc	dV/dt	7.4	V/ns		
Operating Junction and Storage Temperature Range		T_J, T_{stq}	- 55 to + 175	°C	
Soldering Recommendations (Peak Temperature)	emperature) for 10 s		300 ^d		
Mounting Torque	6-32 or M3 screw		10	lbf ⋅ in	
Mounting Torque	0-32 OF WIS SCIEW		1.1	N · m	

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. Starting T_J = 25 °C, L = 3.1 mH, R_G = 25 Ω , I_{AS} = 14 A, V_{GS} = 10 V.
- c. $I_{SD} \le 14$ A, $dI/dt \le 460$ A/ μ s, $V_{DD} \le V_{DS}$, $T_J \le 175$ °C.
- d. 1.6 mm from case.

^{*} Pb containing terminations are not RoHS compliant, exemptions may apply



THERMAL RESISTANCE RATINGS				
PARAMETER	SYMBOL	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient	R _{thJA}	-	40	
Case-to-Sink, Flat, Greased Surface	R _{thCS}	0.24	-	°C/W
Maximum Junction-to-Case (Drain)	R _{thJC}	-	0.68	

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static		•					
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		250	-	-	٧
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference to 25 °C, I _D = 1 mA		-	0.33	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250 μA		2.0	-	4.0	V
Gate-Source Leakage	I_{GSS}	V _{GS} = ± 20 V		-	-	± 100	nA
Zero Gate Voltage Drain Current	I _{DSS}		$V_{DS} = 250 \text{ V}, V_{GS} = 0 \text{ V}$ $V_{DS} = 200 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 150 ^{\circ}\text{C}$		-	25 250	μΑ
Drain-Source On-State Resistance	R _{DS(on)}	$V_{GS} = 200 \text{ V}$	I _D = 14 A ^b	-	-	0.125	Ω
Forward Transconductance	9fs		= 25 V, I _D = 14 A	15	-	-	S
Dynamic	J10		- , 5				
Input Capacitance	C _{iss}		V 0V	-	2040	-	
Output Capacitance	C _{oss}	$V_{GS} = 0 \text{ V},$ $V_{DS} = 25 \text{ V},$ f = 1.0 MHz, see fig. 5		-	260	-	pF
Reverse Transfer Capacitance	C _{rss}			-	62	-	
Total Gate Charge	Qg	-	I _D = 14 A, V _{DS} = 200 V, see fig. 6 and 13 ^b	-	-	100	nC
Gate-Source Charge	Q _{gs}			-	-	17	
Gate-Drain Charge	Q _{gd}			-	-	44	
Turn-On Delay Time	t _{d(on)}	V _{GS} = 10 V	V_{GS} = 10 V V_{DD} = 125 V, I_{D} = 14 A, R_{G} = 3.6 Ω , see fig. 10 ^b	-	14	-	- ns
Rise Time	t _r	1		-	34	-	
Turn-Off Delay Time	t _{d(off)}]		-	37	-	
Fall Time	t _f	1		-	29	-	
Internal Drain Inductance	L _D	Between lead, 6 mm (0.25") from package and center of die contact		-	5.0	-	-11
Internal Source Inductance	L _S			-	13	-	- nH
Drain-Source Body Diode Characteristic	s					<u>'</u>	
Continuous Source-Drain Diode Current	Is	MOSFET symbol showing the integral reverse p - n junction diode		-	-	23	А
Pulsed Diode Forward Current ^a	I _{SM}			-	-	92	A .
Body Diode Voltage	V _{SD}	T _J = 25 °C, I _S = 14 A, V _{GS} = 0 V ^b		-	-	1.3	V
Body Diode Reverse Recovery Time	t _{rr}	T _J = 25 °C, I _F = 14 A, dl/dt = 100 A/μs		-	210	310	ns
Body Diode Reverse Recovery Charge	Q _{rr}			-	1.7	2.6	nC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-		Intrinsic turn-on time is negligible (turn-on is dominated by L _S and L			_D)

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. Pulse width \leq 400 μ s; duty cycle \leq 2 %.



TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage





Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage










Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case






Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform






Fig. 13b - Gate Charge Test



Peak Diode Recovery dV/dt Test Circuit





* V_{GS} = 5 V for logic level devices and 3 V drive devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?91213.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Document Number: 91000 www.vishay.com Revision: 18-Jul-08