

I2PAK (TO-262)

IRF730AS, SiHF730AS, IRF730AL, SiHF730AL

Vishay Siliconix

Power MOSFET

FEATURES

- Low gate charge Q_g results in simple drive requirement
- Improved gate, avalanche and dynamic dV/dt ruggedness
- RoHS HALOGEN FREE
- Fully characterized capacitance and avalanche voltage and current
- Effective Coss specified
- Material categorization: for definitions of compliance please see www.vishay.com/doc?99912

Note

This datasheet provides information about parts that are RoHS-compliant and / or parts that are non RoHS-compliant. For example, parts with lead (Pb) terminations are not RoHS-compliant. Please see the information / tables in this datasheet for details

APPLICATIONS

- Switch mode power supply (SMPS)
- Uninterruptible power supply
- High speed power switching

TYPICAL SMPS TOPOLOGIES

Single transistor flyback Xfmr. reset

D²PAK (TO-263)

SiHF730ASTRR-GE3 a

· Single transistor forward Xfmr. reset (both US line input only)

I²PAK (TO-262)

SiHF730AL-GE3

	S					
	N-CI	nannel MOSFET				
PRODUCT SUMMARY						
V _{DS} (V)	400					
R _{DS(on)} max. (Ω)	$V_{GS} = 10 V$	1.0				
Q _g max. (nC)	22					
Q _{gs} (nC)	5.8					
Q _{gd} (nC)	9.3					
Configuration	Sing	Single				

D²PAK (TO-263)

Lead (Pb)-free Note

Package

a. See device orientation.

ORDERING INFORMATION

Lead (Pb)-free and halogen-free

ABSOLUTE MAXIMUM RATINGS (T _C	= 25 °C, unl	ess otherwis	se noted)		
PARAMETER	SYMBOL	LIMIT	UNIT		
Drain-source voltage	V _{DS}	400	V		
Gate-source voltage	V _{GS}	± 30	V		
Continuous drain current	$V_{\rm ext} = 0.10$ V	T _C = 25 °C T _C = 100 °C	I_	5.5	А
Continuous drain current	V _{GS} at 10 V	T _C = 100 °C	I _D	3.5	
Pulsed drain current ^{a, e}	I _{DM}	22	1		
Linear derating factor		0.6	W/°C		
Single pulse avalanche energy ^{b, e}	E _{AS}	290	mJ		
Avalanche current ^a	I _{AR}	5.5	А		
Repetiitive avalanche energy ^a	E _{AR}	7.4	mJ		
Maximum power dissipation	T _C =	25 °C	PD	74	W
Peak diode recovery dV/dt ^{c, e}	dV/dt	4.6	V/ns		
Operating junction and storage temperature range	T _J , T _{stg}	-55 to +150	- °C		
Soldering recommendations (peak temperature) ^d	for	10 s		300	

D²PAK (TO-263)

SiHF730ASTRL-GE3 a

IRF730ASTRLPbF^a

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11) b. Starting T_J = 25 °C, L = 19 mH, R_g = 25 Ω , I_{AS} = 5.5 A (see fig. 12) c. I_{SD} \leq 5.5 A, dl/dt \leq 90 A/µs, V_{DD} \leq V_{DS}, T_J \leq 150 °C

D²PAK (TO-263)

SiHF730AS-GE3

IRF730ASPbF

1.6 mm from case d.

Uses IRF730A, SiHF730A data and test conditions e.

S21-0901-Rev. D, 30-Aug-2021







www.vishay.com

Vishay Siliconix

THERMAL RESISTANCE RATINGS							
PARAMETER	SYMBOL	TYP.	MAX.	UNIT			
Maximum junction-to-ambient (PCB mounted, steady-state) ^a	R _{thJA}	-	40	°C/W			
Maximum junction-to-case (drain)	R _{thJC}	-	1.7				

Note

a. When mounted on 1" square PCB (FR-4 or G-10 material)

SPECIFICATIONS ($T_J = 25 \text{ °C}$, u	Inless otherw	ise noted)					
PARAMETER	SYMBOL	TES	MIN.	TYP.	MAX.	UNIT	
Static							
Drain-source breakdown voltage	V _{DS}	V _{GS}	400	-	-	V	
V _{DS} temperature coefficient	$\Delta V_{DS}/T_{J}$	Referenc	e to 25 °C, I _D = 1 mA ^d	-	0.5	-	V/°C
Gate-source threshold voltage	V _{GS(th)}	V _{DS} :	= V _{GS} , I _D = 250 μΑ	2.0	-	4.5	V
Gate-Source Leakage	I _{GSS}		V _{GS} = ± 30 V	-	-	± 100	nA
Zara Cata Valtaga Drain Current	I _{DSS}	V _{DS} :	= 400 V, V _{GS} = 0 V	-	-	25	μA
Zero Gate Voltage Drain Current		V _{DS} = 320 V	/, V _{GS} = 0 V, T _J = 125 °C	-	-	250	
Drain-Source On-State Resistance	R _{DS(on)}	$V_{GS} = 10 V$	I _D = 3.3 A ^b	-	-	1.0	Ω
Forward Transconductance	9 _{fs}	V _{DS} =	= 50 V, I _D = 3.3 A ^d	3.1	-	-	S
Dynamic							
Input Capacitance	C _{iss}		$V_{GS} = 0 V$,	-	600	-	
Output Capacitance	C _{oss}		$V_{\rm GS} = 0.0$, $V_{\rm DS} = 25$ V,		103	-	pF
Reverse Transfer Capacitance	C _{rss}	f = 1.	0 MHz, see fig. 5 ^d	-	4.0	-	
Output Capacitance	C _{oss}	V _{GS} = 0 V	V _{DS} = 1.0 V, f = 1.0 MHz	-	890	-	
			V _{DS} = 320 V, f = 1.0 MHz	-	30	-	
Effective Output Capacitance	C _{oss} eff.		V _{DS} = 0 V to 320 V ^{c, d}	-	45	-	
Total Gate Charge	Qg		I _D = 3.5 A, V _{DS} = 320 V, see fig. 6 and 13 ^{b, d}	-	-	22	nC
Gate-Source Charge	Q _{gs}	$V_{GS} = 10 V$		-	-	5.8	
Gate-Drain Charge	Q _{gd}		see lig. 6 and 16	-	-	9.3	
Turn-On Delay Time	t _{d(on)}			-	10	-	- ns
Rise Time	t _r	V _{DD} =	= 200 V, I _D = 3.5 A,	-	22	-	
Turn-Off Delay Time	t _{d(off)}	$R_g = 12 \overline{\Omega},$	$R_D = 57 \ \Omega$, see fig. 10 ^{b, d}	-	20	-	
Fall Time	t _f			-	16	-	
Gate Input Resistance	R _g	f = 1	MHz, open drain	2.7	-	10.9	Ω
Drain-Source Body Diode Characteristic	cs						
Continuous Source-Drain Diode Current	١ _S	MOSFET s showing	the	-	-	5.5	Α
Pulsed Diode Forward Current ^a	I _{SM}		p - n junction diode		-	22	
Body Diode Voltage	V _{SD}	T _J = 25 °C	C, $I_S = 5.5 \text{ A}$, $V_{GS} = 0 \text{ V}^{\text{b}}$	-	-	1.6	V
Body Diode Reverse Recovery Time	t _{rr}	T 05 %C 1	2 E A dl/d+ 100 A/ b d	-	370	550	ns
Body Diode Reverse Recovery Charge	Q _{rr}	$I_{\rm J} = 25$ °C, $I_{\rm F}$	= 3.5 A, dl/dt = 100 A/µs ^{b, d}	-	1.6	2.4	μC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by L_S and L_D)					

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width \leq 300 µs; duty cycle \leq 2 %.

c. C_{oss} eff. is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 % to 80 % V_{DS} .

d. Uses IRF730A, SiHF730A data and test conditions.

2



IRF730AS, SiHF730AS, IRF730AL, SiHF730AL

Vishay Siliconix

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage

S21-0901-Rev. D, 30-Aug-2021


3

For technical questions, contact: <u>hvm@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>



IRF730AS, SiHF730AS, IRF730AL, SiHF730AL

Vishay Siliconix








Fig. 8 - Maximum Safe Operating Area




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit





Fig. 10b - Switching Time Waveforms



S21-0901-Rev. D, 30-Aug-2021

4 For technical questions, contact: <u>hvm@vishay.com</u>

Document Number: 91046

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000



IRF730AS, SiHF730AS, IRF730AL, SiHF730AL

Vishay Siliconix

Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 12d - Typical Drain-to-Source Voltage vs. Avalanche Current




Fig. 13a - Maximum Avalanche Energy vs. Drain Current






Fig. 13b - Gate Charge Test Circuit



www.vishay.com

Vishay Siliconix





Note a. $V_{GS} = 5$ V for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?91046.

For technical questions, contact: <u>hvm@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>

Package Information

H

B

A1

Gauge plane

L3

Detail "A" Rotated 90° CW scale 8:1

0° tọ 8°

Vishay Siliconix

Seating plane

TO-263AB (HIGH VOLTAGE)

3 /4

A

н

∕5∖

Detail A

(Datum A)

D

<u>4</u> Lī

		-	2 x b2 2 x b	■ ating 5 b1, b b1, b (c) (b, b) Section B - 1 Scale:	$\begin{array}{c} c_1 \\ c_1 \\$				1 <u>4</u>	
	MILLIN	MILLIMETERS INCHES				MILLIN	IETERS	INCHES		
DIM.	MIN.	MAX.	MIN.	MAX.		DIM.	MIN.	MAX.	MIN.	MAX.
А	4.06	4.83	0.160	0.190		D1	6.86	-	0.270	-
A1	0.00	0.25	0.000	0.010		E	9.65	10.67	0.380	0.420
b	0.51	0.99	0.020	0.039		E1	6.22	-	0.245	-
b1	0.51	0.89	0.020	0.035		е	2.54	2.54 BSC 0.100 B) BSC
b2	1.14	1.78	0.045	0.070		Н	14.61	15.88	0.575	0.625
b3	1.14	1.73	0.045	0.068		L	1.78	2.79	0.070	0.110
С	0.38	0.74	0.015	0.029		L1	-	1.65	-	0.066
c1	0.38	0.58	0.015	0.023		L2	-	1.78	-	0.070
c2	1.14	1.65	0.045	0.065		L3	0.25 BSC 0.010) BSC	
D	8.38	9.65	0.330	0.380		L4	4.78	5.28	0.188	0.208
ECN: S-82 DWG: 597	110-Rev. A, 1)	15-Sep-08								

А

Notes

- 1. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 2. Dimensions are shown in millimeters (inches).
- 3. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outmost extremes of the plastic body at datum A.
- 4. Thermal PAD contour optional within dimension E, L1, D1 and E1.
- 5. Dimension b1 and c1 apply to base metal only.
- 6. Datum A and B to be determined at datum plane H.
- 7. Outline conforms to JEDEC outline to TO-263AB.





.


Vishay Siliconix



I²PAK (TO-262) (HIGH VOLTAGE)









С

_►|| С

> -A1

Section B - B and C - C Scale: None

🖛 (b, b2) 🔶

MILLIMETERS		INC	HES			I
MIN.	MAX.	MIN.	MIN. MAX.		DIM.	
4.06	4.83	0.160	0.190		D	
2.03	3.02	0.080	0.119		D1	
0.51	0.99	0.020	0.039		Е	
0.51	0.89	0.020	0.035		E1	
1.14	1.78	0.045	0.070		е	
1.14	1.73	0.045	0.068		L	
0.38	0.74	0.015	0.029		L1	
0.38	0.58	0.015	0.023		L2	
1.14	1.65	0.045	0.065			
2-Rev. A, 2	27-Oct-08					

MILLIMETERS INCHES MIN. MAX. MIN. MAX. 8.38 0.330 0.380 9.65 6.86 -0.270 -9.65 10.67 0.380 0.420 0.245 6.22 _ _ 2.54 BSC 0.100 BSC 14.10 0.530 0.555 13.46 0.065 1.65 -3.56 3.71 0.140 0.146

c1

¥

ECN: S-82442-DWG: 5977

Notes

DIM.

А

A1

b

b1

b2

b3

С

c1

c2

1. Dimensioning and tolerancing per ASME Y14.5M-1994.

2. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm per side. These dimensions are measured at the outmost extremes of the plastic body.


3. Thermal pad contour optional within dimension E, L1, D1, and E1.

4. Dimension b1 and c1 apply to base metal only.

Document Number: 91367 Revision: 27-Oct-08



RECOMMENDED MINIMUM PADS FOR D²PAK: 3-Lead



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.