
SiE818DF Vishay Siliconix

www.vishay.com

N-Channel 75 V (D-S) MOSFET



Top surface is connected to pins 1, 5, 6, and 10


PRODUCT SUMMARY				
V _{DS} (V)	75			
$R_{DS(on)}$ max. (Ω) at V_{GS} = 10 V	0.0095			
$R_{DS(on)}$ max. (Ω) at V_{GS} = 4.5 V	0.0125			
Q _g typ. (nC)	33			
I _D (A) ^a (package limit)	60			
I _D (A) ^a (silicon limit)	79			
Configuration	Single			

FEATURES

- TrenchFET[®] power MOSFET
- Ultra low thermal resistance using top-exposed PolarPAK[®] package for double-sided cooling
- Leadframe-based encapsulated package
 Die not exposed
 Same layout regardless of die size
- Low Q_{ad}/Q_{as} ratio helps prevent shoot-through
- 100 % R_{α} and UIS tested
- Material categorization: for definitions of compliance please see <u>www.vishay.com/doc?99912</u>

APPLICATIONS

- · Primary side switch
- Half-bridge
- Synchronous rectification



N-Channel MOSFET

ORDERING INFORMATION

Package	PolarPAK	
Lead (Pb)-free	SiE818DF-T1-E3	
Lead (Pb)-free and halogen-free	SiE818DF-T1-GE3	

PARAMETER		SYMBOL	LIMIT	UNIT	
Drain-source voltage		V _{DS}	75	V	
Gate-source voltage		V _{GS}	± 20		
Continuous drain current (T _J = 150 °C)	T 05 %C		60 ^a (package Limit)		
	T _C = 25 °C		79 (silicon Limit)		
	T _C = 70 °C	I _D	60 ^a		
	T _A = 25 °C	1 -	16 ^{b, c}		
	T _A = 70 °C	1	12.9 ^{b, c}	А	
Pulsed drain current		I _{DM}	80		
Continuous source-drain diode current	T _C = 25 °C		60 ^a		
	T _A = 25 °C	I _S	4.3 ^{b, c}		
Single pulse avalanche current		I _{AS}	50		
Avalanche energy	L = 0.1 mH	E _{AS}	125	mJ	
Maximum power dissipation	T _C = 25 °C		125		
	T _C = 70 °C		80		
	T _A = 25 °C	PD	5.2 ^{b, c}	W	
	T _A = 70 °C	1	3.3 ^{b, c}		
Operating junction and storage temperature range		T _J , T _{stg}	-55 to +150	°C	
Soldering recommendations (peak temperature) d, e			260	-0	

Notes

a. Package limited

b. Surface mounted on 1" x 1" FR4 board

c. t = 10 s

d. See solder profile (<u>www.vishay.com/doc?73257</u>). The PolarPAK is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection

e. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components

S09-1338-Rev. B, 13-Jul-09

RoHS

COMPLIANT HALOGEN

FREE



THERMAL RESISTANCE RATINGS					
PARAMETER		SYMBOL	TYPICAL	MAXIMUM	UNIT
Maximum junction-to-ambient a, b	$t \le 10 s$	R _{thJA}	20	24	
Maximum junction-to-case (drain top)	Steady state	R _{thJC} (drain)	0.8	1	°C/W
Maximum junction-to-case (source) a, c	Sleady State	R _{thJC} (source)	2.2	2.7	

Notes

a. Surface mounted on 1" x 1" FR4 board

b. Maximum under steady state conditions is 68 °C/W

c. Measured at source pin (on the side of the package)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Static	•					
Drain-source breakdown voltage	V _{DS}	$V_{GS} = 0 \text{ V}, \text{ I}_{D} = 250 \mu\text{A}$	75	-	-	V
V _{DS} temperature coefficient	$\Delta V_{DS}/T_{J}$	L 050 A	-	78	-	
V _{GS(th)} temperature coefficient	$\Delta V_{GS(th)}/T_J$	I _D = 250 μA	-	-7.1	-	mV/°C
Gate-source threshold voltage	V _{GS(th)}	$V_{DS} = V_{GS}$, $I_D = 250 \ \mu A$	1.5	2.1	3	V
Gate-source leakage	I _{GSS}	$V_{DS} = 0 V, V_{GS} = \pm 20 V$	-	-	± 100	nA
Zeve este velte se duc's several		$V_{DS} = 75 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$	-	-	1	
Zero gate voltage drain current	I _{DSS}	$V_{DS} = 75 \text{ V}, \text{ V}_{GS} = 0 \text{ V}, \text{ T}_{J} = 55 ^{\circ}\text{C}$	-	-	10	μA
On-state drain current ^a	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, \text{ V}_{GS} = 10 \text{ V}$	25	-	-	А
Drain-source on-state resistance ^a	D	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 16 \text{ A}$	-	0.0078	0.0095	Ω
	R _{DS(on)}	$V_{GS} = 4.5 \text{ V}, \text{ I}_{D} = 14 \text{ A}$	-	0.0103	0.0125	
Forward transconductance a	9 _{fs}	$V_{DS} = 20 \text{ V}, \text{ I}_{D} = 16 \text{ A}$	-	50	-	S
Dynamic ^b	• • • • •		•	•		
Input capacitance	C _{iss}	V _{DS} = 38 V, V _{GS} = 0 V, f = 1 MHz	-	3200	-	pF
Output capacitance	C _{oss}		-	330	-	
Reverse transfer capacitance	C _{rss}		-	170	-	
Total gata charge	0	Q_g $V_{DS} = 38 V, V_{GS} = 10 V, I_D = 16 A$	-	63	95	nC
Total gate charge	<u> </u>		-	33	50	
Gate-source charge	Q _{gs}		-	11	-	
Gate-drain charge	Q _{gd}		-	17	-	
Gate resistance	R _g	f = 1 MHz	-	0.95	1.5	Ω
Turn-on delay time	t _{d(on)}		-	30	45	-
Rise time	t _r	$V_{DD} = 38 \text{ V}, \text{ R}_{\text{L}} = 3.8 \Omega,$	-	150	225	
Turn-off delay time	t _{d(off)}	$I_D \cong$ 10 A, V_{GEN} = 4.5 V, R_g = 1 Ω	-	40	60	
Fall time	t _f		-	15	25	ns
Turn-on delay time	t _{d(on)}		-	15	25	
Rise time	t _r	$V_{DD} = 38 \text{ V}, \text{ R}_{\text{L}} = 3.8 \Omega,$	-	15	25	
Turn-off delay time	t _{d(off)}	$I_D \cong$ 10 A, V_{GEN} = 10 V, R_g = 1 Ω	-	40	60	
Fall time	t _f		-	10	15	
Drain-Source Body Diode Characteristi	cs					
Continuous source-drain diode current	I _S	T _C = 25 °C	-	-	60	А
Pulse diode forward current ^a	I _{SM}		-	-	80	~
Body diode voltage	V _{SD}	I _S = 10 A	-	0.8	1.2	V
Body diode reverse recovery time	t _{rr}	I _F = 10 A, di/dt = 100 A/μs, T _J = 25 °C	-	100	150	ns
Body diode reverse recovery charge	Q _{rr}		-	345	520	nC
Reverse recovery fall time	t _a		-	75	-	
Reverse recovery rise time	t _b		_	25	_	ns

Notes

a. Pulse test; pulse width \leq 300 µs, duty cycle \leq 2 %

b. Guaranteed by design, not subject to production testing

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


2

For technical questions, contact: pmostechsupport@vishay.com


THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000




TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




On-Resistance vs. Drain Current and Gate Voltage




Gate Charge



Transfer Characteristics



Capacitance



On-Resistance vs. Junction Temperature

S09-1338-Rev. B, 13-Jul-09

3

Document Number: 74485


For technical questions, contact: <u>pmostechsupport@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>




SiE818DF

Vishay Siliconix


TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Source-Drain Diode Forward Voltage








On-Resistance vs. Gate-to-Source Voltage



Single Pulse Power, Junction-to-Ambient



Safe Operating Area, Junction-to-Ambient


4



SiE818DF

Vishay Siliconix

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Note

a. The power dissipation P_D is based on T_J max. = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit


Downloaded from Arrow.com.




TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Case (Drain Top)



Normalized Thermal Transient Impedance, Junction-to-Source

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package / tape drawings, part marking, and reliability data, see www.vishay.com/ppg?74485.


6



Package Information


Vishay Siliconix

POLARPAK™ OPTION L



Package Information

Vishay Siliconix




Notes

Millimeters govern over inches.





RECOMMENDED MINIMUM PADS FOR PolarPAK® Option L and S



Recommended Minimum for PolarPAK Option L and S Dimensions in mm/(Inches) No External Traces within Broken Lines Dot indicates Gate Pin (Part Marking)

APPLICATION NOTE

www.vishay.com

Return to Index



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.