


N-Channel 25 V (D-S) MOSFET




Top surface is connected to pins 1, 5, 6, and 10

PRODUCT SUMMARY	
V _{DS} (V)	25
$R_{DS(on)}$ max. (Ω) at $V_{GS} = 10 \text{ V}$	0.0014
$R_{DS(on)}$ max. (Ω) at $V_{GS} = 4.5 \text{ V}$	0.0018
Q _g typ. (nC)	46
I _D (A) ^a (package limit)	60
I _D (A) ^a (silicon limit)	229
Configuration	Single

FEATURES

• TrenchFET® Gen III power MOSFET






- · Leadframe-based encapsulated package
 - Die not exposed
 - Same layout regardless of die size, ≤ 100 V
- Low Q_{ad}/Q_{as} ratio helps prevent shoot-through
- 100 % R_a and UIS tested
- Material categorization: for definitions of compliance please see <u>www.vishay.com/doc?99912</u>

APPLICATIONS

- VRM
- DC/DC conversion: low side
- Server V_{CORE}



ORDERING INFORMATION	
Package	PolarPAK
Lead (Pb)-free and halogen-free	SiE882DF-T1-GE3

ABSOLUTE MAXIMUM RATING	iS (T _A = 25 °C, ι	ınless otherwise	noted)		
PARAMETER		SYMBOL	LIMIT	UNIT	
Drain-source voltage		V _{DS}	25	V	
Gate-source voltage		V _{GS}	± 20	V	
	T 05 °C		60 ^a (package limit)		
Continuous drain current (T _J = 150 °C)	T _C = 25 °C		229 (silicon limit)		
	T _C = 70 °C	I _D	60 ^a		
	T _A = 25 °C	1 -	47 ^{b, c}		
	T _A = 70 °C	1 -	41 ^{b, c}	A	
Pulsed drain current		I _{DM}	100		
	T _C = 25 °C		60 ^a		
Continuous source-drain diode current	T _A = 25 °C	I _S	4.3 b, c		
Single pulse avalanche current		I _{AS}	AS 50		
Avalanche energy L = 0.1 mH		E _{AS}	125	mJ	
	T _C = 25 °C		125		
Maximum power dissipation	T _C = 70 °C		80	10/	
	T _A = 25 °C	P _D	5.2 ^{b, c}	W	
	T _A = 70 °C		3.3 ^{b, c}		
Operating junction and storage temperature range		T _J , T _{stg}	-55 to +150		
Soldering recommendations (peak temperature) d, e			260	°C	

Notes

- a. Package limited is 60 A
- b. Surface mounted on 1" x 1" FR4 board
- c. t = 10 s
- d. See solder profile (www.vishay.com/doc?73257). The PolarPAK is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection
- e. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components

Document Number: 65002



www.vishay.com

Vishay Siliconix

THERMAL RESISTANCE RATINGS					
PARAMETER		SYMBOL	TYPICAL	MAXIMUM	UNIT
Maximum junction-to-ambient a, b	t ≤ 10 s	R_{thJA}	20	24	
Maximum junction-to-case (drain top)	Steady state	R _{thJC} (drain)	0.8	1	°C/W
Maximum junction-to-case (source) a, c	Steady State	R _{thJC} (source)	2.2	2.7	

Notes

- a. Surface mounted on 1" x 1" FR4 board
- b. Maximum under steady state conditions is 68 °C/W
- c. Measured at source pin (on the side of the package)


ARAMETER SYMBOL TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT	
Static						
Drain-source breakdown voltage	V _{DS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	25	-	-	V
V _{DS} temperature coefficient	$\Delta V_{DS}/T_{J}$	J 050 A	-	25	-	
V _{GS(th)} temperature coefficient	$\Delta V_{GS(th)}/T_J$	I _D = 250 μA	-	-6	-	mV/°C
Gate-source threshold voltage	V _{GS(th)}	$V_{DS} = V_{GS}$, $I_{D} = 250 \mu A$	1	1.7	2.2	V
Gate-source leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$	-	-	± 100	nA
Zana mata walitana aluain ayumuut		V _{DS} = 25 V, V _{GS} = 0 V	-	-	1	μА
Zero gate voltage drain current	I _{DSS}	V _{DS} = 25 V, V _{GS} = 0 V, T _J = 55 °C	-	-	10	
On-state drain current ^a	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	25	-	-	Α
Duning and an atota maniatana a	Б	V _{GS} = 10 V, I _D = 20 A	-	0.0011	0.0014	Ω
Drain-source on-state resistance ^a	R _{DS(on)}	$V_{GS} = 4.5 \text{ V}, I_D = 20 \text{ A}$	-	0.0015	0.0018	
Forward transconductance a	9 _{fs}	$V_{DS} = 15 \text{ V}, I_D = 20 \text{ A}$	-	125	-	S
Dynamic ^b			,			,
Input capacitance	C _{iss}		-	6400	-	
Output capacitance	C _{oss}	$V_{DS} = 12.5 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	-	1400	-	pF
Reverse transfer capacitance	C _{rss}		-	550	-	
Total and a share a		$V_{DS} = 12.5 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}$	-	96	145	
Total gate charge	Q_g		-	46	70	
Gate-source charge	Q _{qs}	$V_{DS} = 12.5 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 20 \text{ A}$	-	18	-	nC
Gate-drain charge	Q _{gd}		-	12	-	
Gate resistance	R_g	f = 1 MHz	0.2	1.1	2.2	Ω
Turn-on delay time	t _{d(on)}		-	45	70	
Rise time	t _r	$V_{DD} = 12.5 \text{ V}, R_L = 1.25 \Omega,$		170	255	
Turn-off delay time	t _{d(off)}	$I_D \cong 10 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$	-	65	100	
Fall time	t _f		-	85	130	
Turn-on delay time	t _{d(on)}			20	30	ns
Rise time	t _r	$V_{DD} = 12.5 \text{ V}, R_L = 1.25 \Omega,$	-	15	25	
Turn-off delay time	t _{d(off)}	$I_D\cong 10~A,~V_{GEN}=10~V,~R_g=1~\Omega$	-	45	70	
Fall time	t _f			10	15	
Drain-Source Body Diode Characterist	ics					
Continuous source-drain diode current	I _S	T _C = 25 °C	-	-	60	_
Pulse diode forward current ^a	I _{SM}		-	-	100	Α
Body diode voltage	V _{SD}	I _S = 10 A	-	0.8	1.2	V
Body diode reverse recovery time	t _{rr}		-	55	85	ns
Body diode reverse recovery charge	Q _{rr}	$I_F = 10 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	70	105	nC
Reverse recovery fall time	ta	T _J = 25 °C	-	25	-	
Reverse recovery rise time	t _b		_	30	_	ns

Notes


- a. Pulse test; pulse width $\leq 300~\mu s,$ duty cycle $\leq 2~\%$
- b. Guaranteed by design, not subject to production testing

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.







Output Characteristics




On-Resistance vs. Drain Current and Gate Voltage






Transfer Characteristics




Capacitance




On-Resistance vs. Junction Temperature





Source-Drain Diode Forward Voltage



T_J - Temperature (°C)

Threshold Voltage

50

- 50


- 25

0


75

100


125 150



On-Resistance vs. Gate-to-Source Voltage





Single Pulse Power, Junction-to-Ambient



Safe Operating Area, Junction-to-Ambient








Power Derating, Junction-to-Case


Note

a. The power dissipation P_D is based on T_J max. = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit






Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Case (Drain Top)




Normalized Thermal Transient Impedance, Junction-to-Source

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package / tape drawings, part marking, and reliability data, see www.vishay.com/ppg?65002.





POLARPAK™ OPTION L



Document Number: 72945 www.vishay.com Revision: 11-Aug-08

Package Information

Vishay Siliconix



	MILLIMETERS			INCHES			
DIM	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α	0.75	0.80	0.85	0.030	0.031	0.033	
A1	0.00	_	0.05	0.000	-	0.002	
b1	0.48	0.58	0.68	0.019	0.023	0.027	
b2	0.41	0.51	0.61	0.016	0.020	0.024	
b3	2.19	2.29	2.39	0.086	0.090	0.094	
b4	0.89	1.04	1.19	0.035	0.041	0.047	
b5	0.23	0.33	0.43	0.009	0.013	0.017	
С	0.20	0.25	0.30	0.008	0.010	0.012	
D	6.00	6.15	6.30	0.236	0.242	0.248	
D1	5.74	5.89	6.04	0.226	0.232	0.238	
E	5.01	5.16	5.31	0.197	0.203	0.209	
E1	4.75	4.90	5.05	0.187	0.193	0.199	
H1	0.23	-	-	0.009	-	-	
H2	0.45	-	0.56	0.018	-	0.022	
НЗ	0.31	0.41	0.51	0.012	0.016	0.020	
H4	0.45	-	0.56	0.018	-	0.022	
K1	4.22	4.37	4.52	0.166	0.172	0.178	
K2	1.08	1.13	1.18	0.043	0.044	0.046	
K3	1.37	-	-	0.054	-	-	
K4	0.24	-	-	0.009	-	-	
M1	4.30	4.50	4.70	0.169	0.177	0.185	
M2	3.43	3.58	3.73	0.135	0.141	0.147	
МЗ	0.22	-	1	0.009	-	-	
M4	0.05	-	-	0.002	-	-	
P1	0.15	0.20	0.25	0.006	0.008	0.010	
T1	3.48	3.64	4.10	0.137	0.143	0.161	
T2	0.56	0.76	0.95	0.022	0.030	0.037	
T3	1.20	-	-	0.047	-	-	
T4	3.90	-	-	0.153	-	-	
T5	0	0.18	0.36	0.000	0.007	0.014	
θ	0°	10°	12°	0°	10°	12°	

DWG: 5946


Notes

Millimeters govern over inches.

Document Number: 72945 Revision: 11-Aug-08



RECOMMENDED MINIMUM PADS FOR PolarPAK® Option L and S



Recommended Minimum for PolarPAK Option L and S Dimensions in mm/(Inches) No External Traces within Broken Lines Dot indicates Gate Pin (Part Marking)

Return to Index

APPLICATION NOTE

Legal Disclaimer Notice



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.