## Features

- 40A Multiphase building block
- No de-rating up to $\mathrm{T}_{\mathrm{PCB}}=95^{\circ} \mathrm{C}$
- Optimized for low power loss
- Optimized for low EMI
- Bias supply range of 4.5 V to 7.0 V
- Operation up to 1.5 MHz
- Bi-directional Current flow
- Under Voltage Lockout
- LGA interface
- $7.65 \mathrm{~mm} \times 7.65 \mathrm{~mm}$ outline


## Applications

- High Frequency, Low Profile DC-DC
- Multi-phase Architectures
- Low Duty Cycle, High Current solutions
- Microprocessor Power Supplies
- General DC/DC Converters

| Package <br> Description | Interface <br> Connection | Standard <br> Quantity | T \& R <br> Orientation |
| :--- | :---: | :---: | :---: |
| iP2005APbF | LGA | 10 | N/A |
| iP2005ATRPbF | LGA | 2000 | Figure 15 |



## Description

The iP2005A is a fully optimized solution for high current synchronous buck multiphase applications. Board space and design time are greatly reduced because most of the components required for each phase of a typical discrete-based multiphase circuit are integrated into a single $7.65 \mathrm{~mm} \times 7.65 \mathrm{~mm} \times 1.66 \mathrm{~mm}$ power block. The additional components required for a complete multiphase converter are a PWM controller, the output inductors, and the input and output capacitors.
iPOWIR Technology offers designers an innovative board space saving solution for applications requiring high power densities. iPOWIR technology eases design for applications where component integration offers benefits in performance and functionality. iPOWIR technology solutions are also optimized internally for layout, heat transfer, and component selection.


| ABSOLUTE MAXIMUM RATINGS |  |
| :---: | :---: |
| (Voltages referenced to $P_{\text {GND }}$ ) |  |
| $\mathrm{V}_{\text {IN }}$ to $\mathrm{P}_{\text {GND }} \ldots \ldots . . . . . . . .$. | -0.5V to 16.5 V |
| $V_{D D}$ to $\mathrm{P}_{G N D}$ | -0.5V to 7.5 V |
| $C V_{C C}$ to $\mathrm{P}_{\text {GND }}$ | -0.5V to 7.5V |
| PWM to $\mathrm{P}_{\text {GND }}$ | ..-0.5V to VDD + 0.5V (Note 1) |
| ENABLE to $\mathrm{P}_{\text {GND }} \ldots \ldots . . . .$. | ...-0.5V to VDD + 0.5V (Note 1) |
| Storage Temperature ..... | . $60^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Block Temperature | -40 ${ }^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ (Note 2) |
| ESD Rating.. | JEDEC, JESD22-A114 (HBM[4KV], Class 3A) |
| ...... | ..JEDEC, JESD22-A115 (MM[400V], Class C) |
| MSL Rating.. |  |
| Reflow Temperature | ...260${ }^{\circ} \mathrm{C}$ Peak |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those listed in the "Recommended Operating Conditions" section of this specification is not implied.

## Recommended Operating Conditions

| PARAMETER | MIN | TYP | MAX | UNITS | CONDITIONS |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage $\left(\mathrm{V}_{\mathrm{DD}}\right)$ | 4.5 | - | 7.0 | V |  |
| Input Voltage $\left(\mathrm{V}_{\text {IN }}\right)$ | 6.5 | - | 13.2 | V |  |
| Output Voltage $\left(\mathrm{V}_{\mathrm{OUT}}\right)$ | - | - | 5.5 | V |  |
| Output Current $\left(\mathrm{I}_{\mathrm{OUT}}\right)$ | - | - | 40 | A |  |
| Switching Frequency | 250 | - | 1500 | kHz |  |
| On Time Duty Cycle | - | - | 85 | $\%$ |  |
| Minimum $\mathrm{V}_{\text {SW }}$ On Time | 60 | - | - | ns | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=12 \mathrm{~V}$ |
| Block Temperature $\left(\mathrm{T}_{\text {BLK }}\right)$ | -40 | - | 125 | ${ }^{\circ} \mathrm{C}$ | $($ Note 2$)$ |

## Electrical Specifications

These specifications apply for $\mathrm{T}_{\mathrm{BLK}}=0^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ unless otherwise specified.

| PARAMETER | MIN | TYP | MAX | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{P}_{\text {Loss }}$ |  |  |  |  |  |
| Power Block Losses | - | 9.3 | 11.1 | W | $\begin{gathered} \mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V}, \\ \mathrm{~V}_{\text {OUT }}=1.3 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=40 \mathrm{~A}, \\ \mathrm{~F}_{\mathrm{SW}}=1 \mathrm{MHz}, \\ \mathrm{~L}_{\text {OUT }}=0.3 \mathrm{uH}, \mathrm{~T}_{\text {BLK }}=25^{\circ} \mathrm{C} \\ (\text { Note 3) } \end{gathered}$ |
| $\mathrm{V}_{\mathrm{DD}}$ |  |  |  |  |  |
| Supply Current (Stand By) (I ${ }_{\text {Q-VDD }}$ ) | - | 2.2 | 3 | mA | $\mathrm{V}_{\mathrm{DD}}=5.0, \mathrm{ENABLE}=0 \mathrm{~V}$ |
| Supply Current (Operating) | - | 50 | 65 | mA | $\begin{gathered} \mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{ENABLE}=\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \\ \mathrm{~F}_{\mathrm{SW}}=1 \mathrm{MHz}, 10 \% \mathrm{DC} \end{gathered}$ |
| CV $\mathrm{cc}^{\text {(LDO Output) }}$ |  |  |  |  |  |
| Output Voltage | 5.5 | 6.0 | 6.75 | V |  |
| Output Current | 80 | - | - | mA |  |
| Output Capacitor | 1.0 | - | - | $\mu \mathrm{F}$ | Ceramic, X5R, 16V |
| Power-On Reset (POR) |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD}}$ Rising | 3.7 | 4.1 | 4.5 | V |  |
| Hysteresis | 140 | 185 | 230 | mV | $V_{\text {DD }}$ Rising \& Falling |
| CVCC Rising | 4.2 | 4.6 | 5.0 | V |  |
| Hysteresis | 165 | 220 | 275 | mV | $\mathrm{CV}_{\mathrm{CC}}$ Rising \& Falling |
| ENABLE INPUT |  |  |  |  |  |
| Logic Level Low Threshold ( $\mathrm{V}_{\mathrm{LL}}$ ) | - | - | 0.8 | V | Schmitt Trigger Input$V_{D D}=P O R \text { to } 7.0 \mathrm{~V}$ |
| Logic Level High Threshold $\left(\mathrm{V}_{\mathrm{IH}}\right)$ | 2.0 | - | - | V |  |
| Threshold Hysteresis | - | 100 | - | mV |  |
| Weak Pull-down Impedance | - | 100 | - | $\mathrm{k} \Omega$ |  |
| Rising Propagation Delay $\left(\mathrm{T}_{\mathrm{PDH}}\right)$ | - | 40 | - | ns |  |
| Falling Propagation Delay ( $\mathrm{T}_{\text {PDL }}$ ) | - | 75 | - | ns |  |

## Electrical Specifications (continued)

These specifications apply for $\mathrm{T}_{\text {BLK }}=0^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ unless otherwise specified.

| PARAMETER | MIN | TYP | MAX | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PWM INPUT |  |  |  |  |  |
| Logic Level Low Threshold ( $\mathrm{V}_{\text {IL }}$ ) | - | - | 0.8 | V | Schmitt Trigger Input$\begin{gathered} \mathrm{V}_{\mathrm{DD}}=\mathrm{POR} \text { to } 7.0 \mathrm{~V} \\ \\ (\text { Note } 4) \end{gathered}$ |
| Logic Level High Threshold $\left(\mathrm{V}_{\mathrm{IH}}\right)$ | 2.0 | - | - | V |  |
| Threshold Hysteresis | - | 100 | - | mV |  |
| Weak Pull-down impedance | - | 100 | - | k ת |  |
| Rising Propagation Delay $\left(\mathrm{T}_{\mathrm{PDH}}\right)$ | - | 60 | - | ns |  |
| Falling Propagation Delay ( $\mathrm{T}_{\text {PDL }}$ ) | - | 30 | - | ns |  |

## Notes:

1. Must not exceed 7.5 V
2. Block Temperature $\left(T_{B L K}\right)$ is defined as any Die temperature within the package
3. Measurement made with six 10 F (TDK C3225X5R1C106KT or equivalent) ceramic capacitors placed across VIN to PGND pins (see Figure 8)
4. Not associated with rise and fall times. Does not affect Power Loss

## Power Loss Curve



Figure 1 Power Loss Curve

## SOA Curve



Figure 2 Safe Operating Area Curve

## Typical Performance Curves



Figure 3 Normalized Power Loss vs. Input Voltage


Figure 5 Normalized Power Loss vs. Inductance


Figure 4 Normalized Power Loss vs. Output Voltage


Figure 6 Normalized Power Loss vs. Switching Frequency


Figure $7 \mathrm{~V}_{\mathrm{DD}}$ Supply Current vs. Switching Frequency


Figure 8 Power Loss Test Circuit


Figure 9 Timing Diagram

## Applying the Safe Operating Area (SOA) Curve

The SOA graph incorporates power loss and thermal resistance information in a way that allows one to solve for maximum current capability in a simplified graphical manner. It incorporates the ability to solve thermal problems where heat is drawn out through the printed circuit board and the top of the case. Please refer to International Rectifier Application Note AN1047 for further details on using this SOA curve in your thermal environment.

## Procedure

1.Calculate (based on estimated Power Loss) or measure the Case temperature on the device and the Board temperature near the device (1mm from the edge).
2.Draw a line from Case Temperature axis to the PCB Temperature axis.
3.Draw a vertical line from the $T_{x}$ axis intercept to the SOA curve.
4.Draw a horizontal line from the intersection of the vertical line with the SOA curve to the $Y$ axis (Output Current). The point at which the horizontal line meets the Y -axis is the SOA continuous current.


Figure 10 SOA Example, Continuous current $\approx 31 \mathrm{~A}$ for $\mathrm{T}_{\mathrm{PCB}}=100^{\circ} \mathrm{C} \& \mathrm{~T}_{\mathrm{CASE}}=110^{\circ} \mathrm{C}$

## Calculating Power Loss and SOA for Different Operating Conditions

To calculate Power Loss for a given set of operation conditions, the following procedure should be followed:

## Power Loss Procedure

1.Determine the maximum current for each iP2005A and obtain the maximum power loss from Figure 1
2.Use the normalized curves to obtain power loss values that match the operating conditions in the application
3.The maximum power loss under the application conditions is then the product of the power loss from Figure 1 and the normalized values.

To calculate the Safe Operating Area (SOA) for a given set of operating conditions, the following procedure should be followed:

## SOA Procedure

1.Determine the maximum PCB and CASE temperature at the maximum operating current for each iP2005A
2.Use the normalized curves to obtain SOA temperature adjustments that match the operating conditions in the application
3.Then, add the sum of the SOA temperature adjustments to the $T_{x}$ axis intercept in Figure 2

## Design Example

Operating Conditions:
Output Current $=30 \mathrm{~A} \quad$ Input Voltage $=10 \mathrm{~V} \quad$ Output Voltage $=1.3 \mathrm{~V}$
Switching Freq $=750 \mathrm{kHz} \quad$ Inductor $=0.2 \mu \mathrm{H} \quad$ Drive Voltage $\left(\mathrm{V}_{\mathrm{DD}}\right)=5 \mathrm{~V}$

## Calculating Maximum Power Loss:

(Figure 1) Maximum power loss $=9.0 \mathrm{~W}$
(Figure 3) Normalized power loss for input voltage $\approx 0.95$
(Figure 4) Normalized power loss for output voltage $\approx 1.0$
(Figure 5) Normalized power loss for output inductor $\approx 1.026$
(Figure 6) Normalized power loss for switch frequency $\approx 0.87$
Calculated Maximum Power Loss $\approx 9.0 \mathrm{~W} \times 0.95 \times 1.0 \times 1.026 \times 0.87 \approx 7.63 \mathrm{~W}$

## Calculating SOA Temperature:

(Figure 3) SOA temperature adjustment for input voltage $\approx-1.2^{\circ} \mathrm{C}$
(Figure 4) SOA temperature adjustment for output voltage $\approx 0.0^{\circ} \mathrm{C}$
(Figure 5) SOA temperature adjustment for output inductor $\approx 0.6^{\circ} \mathrm{C}$
(Figure 6) SOA temperature adjustment for switch frequency $\approx-3.5^{\circ} \mathrm{C}$
$\mathrm{T}_{\mathrm{X}}$ axis intercept adjustment $\approx-1.2^{\circ} \mathrm{C}+0.0^{\circ} \mathrm{C}+0.6^{\circ} \mathrm{C}-3.5^{\circ} \mathrm{C} \approx-4.1^{\circ} \mathrm{C}$
Assuming $T_{P C B}=100^{\circ} \mathrm{C}$ \& $\mathrm{T}_{\mathrm{CASE}}=110^{\circ} \mathrm{C}$
The following example shows how the SOA current is adjusted for $T_{X}$ decrease of $4.1^{\circ} \mathrm{C}$


1. Draw a line from Case Temperature axis to the PCB Temperature axis.
2. Draw a vertical line from the $\mathrm{T}_{\mathrm{x}}$ axis intercept to the SOA curve.
3. Draw a horizontal line from the intersection of the vertical line with the SOA curve to the Y-axis (Output Current). The point at which the horizontal line meets the Y -axis is the SOA continuous current.
4. Draw a new vertical line from the $T_{x}$ axis by adding or subtracting the SOA adjustment temperature from the original $\mathrm{T}_{\mathrm{x}}$ intercept point.
5. Draw a horizontal line from the intersection of the new vertical line with the SOA curve to the Y -axis (Output Current). The point at which the horizontal line meets the Y -axis is the new SOA continuous current.

The SOA adjustment indicates the part is still allowed to run at a continuous current of 36A.

## Optimized EMI Feature



The iP2005A is designed for low Electromagnetic Interference (EMI) which minimizes power loss and space, and simplifies system design by eliminating the need for external snubber circuits. These benefits are achieved by optimizing the internal component layout, integrating bypass filters and implementing active clamp circuitry as a means of reducing switching node voltage ringing; which is one of main sources of EMI. The figures above show waveform comparisons of switching node voltages of the previous generation iP2003A product and iP2005A under equivalent operation conditions.

## Internal Block Diagram



Figure 11 Internal Block Diagram

## Pin Description

| Pin Number | Pin Name | Description |
| :---: | :---: | :---: |
| 1, 8 | $\mathrm{V}_{\text {IN }}$ | Input voltage pin. Connect input capacitors close to this pin. |
| 2 | Vsw | Voltage Switching Node - pin connection to the output inductor. |
| 3 | $\mathrm{P}_{\text {GND }}$ | Power Ground |
| 4 | $V_{D D}$ | Supply voltage to internal circuitry. |
| 5 | PWM | TTL level input to MOSFET drivers. When PWM is HIGH, the Control FET is on and the Sync FET is off. When PWM is LOW, the Sync FET is on and the Control FET is off. |
| 6 | ENABLE | When set to logic level high, internal circuitry of the device is enabled. When set to logic level low, the Control and Synchronous FETs are turned off. |
| 7 | $\mathrm{CV}_{\mathrm{cc}}$ | Output of internal regulator. Attached a minimum of $1.0 \mu \mathrm{~F}$ capacitance from this pin to PGND. Recommended to use 16V, X5R, Ceramic type capacitor. |

## Recommended PCB Layout



Figure 12 Top copper and Solder-mask layer of PCB layout


Figure 13 Top \& Bottom Component and Via Placement (Topside, Transparent view down)

## PCB Layout Guidelines

The following guidelines are recommended to reduce the parasitic values and optimize overall performance.

- All pads on the iP2005A footprint design need to be Solder-mask defined (see Figure 12). Also refer to International Rectifier application notes AN1028 and AN1029 for further footprint design guidance.
- Place as many vias around the Power pads $\left(\mathrm{V}_{\mathrm{IN}}, \mathrm{V}_{\mathrm{SW}}\right.$, and $\left.\mathrm{P}_{\mathrm{GND}}\right)$ for both electrical and optimal thermal performance.
- A minimum of six $10 \mu \mathrm{~F}, \mathrm{X} 5 \mathrm{R}, 16 \mathrm{~V}$ ceramic capacitors per iP2005A are needed for greater than 30A operation. This will result in the lowest loss due to input capacitor ESR.
- Placement of the ceramic input capacitors is critical to optimize switching performance. In cases where there is a heatsink on the case of iP2005A, place all six ceramic capacitors right underneath the iP2005A footprint (see Figure 13 Bottom Component Layer). In cases where there is not heatsink, C1 and C6 on the bottom layer may be moved to the C1x and C6x locations (respectively) on the top component layer (see Figure 13 Top Component Layer). In both cases, C2-C5 need to be placed right underneath the iP2005A PCB footprint.
- Dedicate at least two layer to for $\mathrm{P}_{\mathrm{GND}}$ only
- Duplicate the Power Nodes on multiple layers (refer to AN1029).


## Mechanical Outline Drawing



Figure 14 Mechanical Outline Drawing

## Tape and Reel Information



## FEED DIRECTION



NOTES:

```
1. CONTROLLING DIMENSION: MILLIMETER.
2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
3. OUTLINE CONFORMS TO EIA-481 & EIA-541.
```

Figure 15 Tape and Reel Information

## Recommended Solder Paste Stencil Design

## Notes:


1.This view is stencil squeegee view
2.Dimensions are shown in millimeters
3.This opening is based on using 150 micron thick stencil. If using a different thickness stencil, this opening needs to be adjusted accordingly.
4.Dashed lines show stencil openings. Solid lines show PCB pad openings.
5. The recommended reflow peak temperature is $260^{\circ} \mathrm{C}$. The total furnace time is approximately 5 minutes with approximately 10 seconds at peak temperature.

Figure 16 Solder Paste Stencil Design

## Part Marking

ORIENTATION CORNER ID


Figure 17 Part Marking

This product has been designed for the Industrial market.
Visit us at www.irf.com for sales contact information
Data and specifications subject to change without notice. 12/24/2007

