
International **TOR** Rectifier

Strong/RFET™ IRFR7546PbF IRFU7546PbF

Application

- Brushed motor drive applications
- BLDC motor drive applications
- Battery powered circuits
- Half-bridge and full-bridge topologies
- Synchronous rectifier applications
- Resonant mode power supplies
- OR-ing and redundant power switches
- DC/DC and AC/DC converters
- DC/AC inverters




HEXFET [®] Po	ower MOSFET
V _{DSS}	60V

V _{DSS}	60V	
R _{DS(on)} typ.	6.6mΩ	
max	7.9mΩ	
ID (Silicon Limited)	71A ①	
ID (Package Limited)	56A	

Benefits

- Improved gate, avalanche and dynamic dV/dt ruggedness
- Fully characterized capacitance and avalanche SOA
- Enhanced body diode dV/dt and dI/dt capability
- Lead-free, RoHS compliant



G	G D			
Gate	Drain	Source		

Dees wort work how	De also na Trino	Standard Pack	Ordenskie Deut Number	
Base part number	Package Type	Form	Quantity	Orderable Part Number
	D Dali	Tube	75	IRFR7546PbF
IRFR7546PbF	D-Pak	Tape and Reel	2000	IRFR7546TRPbF
IRFU7546PbF I-Pak		Tube	75	IRFU7546PbF




Fig 1. Typical On-Resistance vs. Gate Voltage




Fig 2. Maximum Drain Current vs. Case Temperature



Absolute Maximum Rating

Symbol	Parameter	Max.	Units
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited)	71 ①	
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited)	50	
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V (Package Limited)	56	- A
I _{DM}	Pulsed Drain Current ②	280	
P _D @T _C = 25°C	Maximum Power Dissipation	99	W
	Linear Derating Factor	0.66	W/°C
V _{GS}	Gate-to-Source Voltage	± 20	V
T _J T _{STG}	Operating Junction and Storage Temperature Range	-55 to + 175	°C
	Soldering Temperature, for 10 seconds (1.6mm from case)	300	

Avalanche Characteristics

Symbol	Parameter		Units						
EAS (Thermally limited)	Single Pulse Avalanche Energy ③		120	mJ					
EAS (Thermally limited)	Single Pulse Avalanche Energy ®		178						
AR	Avalanche Current ②	See Fig							
E _{AR}	Repetitive Avalanche Energy ②	See Fig	See Fig 15, 16, 23a, 23b		mJ				
hermal Resistance									
Symbol	Parameter	Typ).	Max.	Units				

Symbol	Parameter	Тур.	Max.	Units
$R_{ ext{ heta}JC}$	Junction-to-Case ®		1.52	
$R_{ ext{ heta}JA}$	Junction-to-Ambient (PCB Mount)		50	°C/W
$R_{ heta JA}$	Junction-to-Ambient		110	

Static @ T_J = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	60			V	V _{GS} = 0V, I _D = 250µA
$\Delta V_{(BR)DSS} / \Delta T$	J Breakdown Voltage Temp. Coefficient		47		mV/°C	Reference to 25° C, I _D = 1mA
R _{DS(on)}	Static Drain-to-Source On-Resistance		6.6	7.9	mΩ	V _{GS} = 10V, I _D = 43A
			8.5			V _{GS} = 6.0V, I _D = 21A
V _{GS(th)}	Gate Threshold Voltage	2.1		3.7	V	$V_{DS} = V_{GS}, I_{D} = 100 \mu A$
1	Drain to Source Lookage Current			1.0		$V_{DS} = 60V, V_{GS} = 0V$
DSS	Drain-to-Source Leakage Current			150	μA	V _{DS} = 60V,V _{GS} = 0V,T _J =125°C
1	Gate-to-Source Forward Leakage Gate-to-Source Reverse Leakage			100	n A	V _{GS} = 20V
I _{GSS}				-100	nA	V _{GS} = -20V
R _G	Gate Resistance		1.5		Ω	

Notes:

- ① Calculated continuous current based on maximum allowable junction temperature. Bond wire current limit is 56A by source bonding technology. Note that current limitations arising from heating of the device leads may occur with some lead mounting arrangements. (Refer to AN-1140)
- ② Repetitive rating; pulse width limited by max. junction temperature.
- ③ Limited by T_{Jmax} , starting $T_J = 25^{\circ}C$, L = 130µH, R_G = 50 Ω , I_{AS} = 43A, V_{GS} =10V.
- (5) Pulse width \leq 400µs; duty cycle \leq 2%.
- 6 C_{oss} eff. (TR) is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS}.
- \odot C_{oss} eff. (ER) is a fixed capacitance that gives the same energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS}.
- When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994: <u>http://www.irf.com/technical-info/appnotes/an-994.pdf</u>
- Imited by T_{Jmax} , starting $T_J = 25^{\circ}C$, L = 1mH, $R_G = 50\Omega$, $I_{AS} = 19A$, $V_{GS} = 10V$.



IRFR/U7546PbF

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
gfs	Forward Transconductance	56			S	V _{DS} = 25V, I _D = 43A
Qg	Total Gate Charge		58	87		I _D = 43A
Q _{gs}	Gate-to-Source Charge		14		nC	V _{DS} = 30V
Q _{gd}	Gate-to-Drain Charge		18			V _{GS} = 10V
Q _{sync}	Total Gate Charge Sync. (Qg – Qgd)		26			
d(on)	Turn-On Delay Time		8.1			V _{DD} = 30V
·r	Rise Time		28			I _D = 43A
d(off)	Turn-Off Delay Time		36		ns	R _G = 2.7Ω
t _f	Fall Time		20			V _{GS} = 10V ⑤
C _{iss}	Input Capacitance		3020			V _{GS} = 0V
C _{oss}	Output Capacitance		280			V _{DS} = 25V
C _{rss}	Reverse Transfer Capacitance		180		pF	f = 1.0MHz, See Fig.7
Coss eff.(ER)	Effective Output Capacitance (Energy Related)		290			$V_{GS} = 0V, V_{DS} = 0V \text{ to } 48V$
Coss eff.(TR)	Output Capacitance (Time Related)		370			$V_{GS} = 0V, V_{DS} = 0V \text{ to } 48V6$
Diode Cha	racteristics					
Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
s	Continuous Source Current (Body Diode)			71①		MOSFET symbol showing the
SM	Pulsed Source Current (Body Diode) ②			280	A	integral reverse <u>a contraction diode</u> .
V _{SD}	Diode Forward Voltage			1.2	V	T _J = 25°C,I _S = 43A,V _{GS} = 0V ⑤
dv/dt	Peak Diode Recovery dv/dt		12		V/ns	T _J = 175°C,I _S = 43A,V _{DS} = 60V@
-rr	Reverse Recovery Time		26		ns	<u>$T_{J} = 25^{\circ}C$</u> $V_{DD} = 51V$
			29			<u>T_J = 125°C</u> I _F = 43A,

22

30

1.5

nC

Α

<u>T」</u>= 125°C

T_J = 25°C

Dynamic Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

Downloaded from Arrow.com.

Q_{rr}


I_{RRM}


Reverse Recovery Charge

Reverse Recovery Current

 $\underline{T_J = 25^{\circ}C}$ di/dt = 100A/µs (5)










Fig 5. Typical Transfer Characteristics





Fig 7. Typical Capacitance vs. Drain-to-Source Voltage








Fig 6. Normalized On-Resistance vs. Temperature





Fig 8. Typical Gate Charge vs. Gate-to-Source Voltage


Downloaded from Arrow.com.






100µsec

msec










Fig 11. Drain-to-Source Breakdown Voltage







10msec

Limited by package

OPERATION


IN THIS HI AREA HI LIMITED BY R_{DS}(on) ||

100

10

1

ID, Drain-to-Source Current (A)








Fig 12. Typical Coss Stored Energy












Notes on Repetitive Avalanche Curves, Figures 15, 16: (For further info, see AN-1005 at www.irf.com) 1. Avalanche failures assumption:

Purely a thermal phenomenon and failure occurs at a temperature far in excess of $T_{\mbox{\scriptsize jmax}}.$ This is validated for every part type.

- 2. Safe operation in Avalanche is allowed as long asT_{jmax} is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 23a, 23b.
- 4. P_{D (ave)} = Average power dissipation per single avalanche pulse.
- 5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I_{av} = Allowable avalanche current.
- 7. ΔT = Allowable rise in junction temperature, not to exceed T_{imax} (assumed as 25°C in Figure 14, 15).
 - t_{av} = Average time in avalanche.
 - D = Duty cycle in avalanche = tav ·f



- $I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{th}]$
- EAS (AR) = PD (ave). tav

TOP Single Pulse BOTTOM 1.0% Duty Cycle 100 I_D = 43A E_{AR} , Avalanche Energy (mJ) 80 60 40 20 0 25 50 75 100 125 150 175 Starting T_J, Junction Temperature (°C)

Fig 16. Maximum Avalanche Energy vs. Temperature



4.0 V_{GS(th)}, Gate threshold Voltage (V) 3.5 3.0 2.5 $I_{\rm D} = 100 \mu A$ l_D = 250μA 2.0 I_D = 1.0mA 1.0A Ь 1.5 1.0 -75 -50 -25 0 25 50 75 100 125 150 175 T_J , Temperature (°C)

Fig 17. Threshold Voltage vs. Temperature




Fig 19. Typical Recovery Current vs. dif/dt








Fig 21. Typical Stored Charge vs. dif/dt









I C R

IRFR/U7546PbF




Fig 22. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 23a. Unclamped Inductive Test Circuit




Fig 24a. Switching Time Test Circuit




Fig 25a. Gate Charge Test Circuit




Fig 23b. Unclamped Inductive Waveforms




Fig 24b. Switching Time Waveforms





Fig 25b. Gate Charge Waveform





IRFR/U7546PbF

D-Pak (TO-252AA) Package Outline (Dimensions are shown in millimeters (inches))










Downloaded from Arrow.com.

- NOTES:
- 1.- DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2.- DIMENSION ARE SHOWN IN INCHES [MILLIMETERS].
- A- LEAD DIMENSION UNCONTROLLED IN L5.
- A- DIMENSION D1, E1, L3 & b3 ESTABLISH A MINIMUM MOUNTING SURFACE FOR THERMAL PAD.
- 5.- SECTION C-C DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 AND 0.10 [0.13 AND 0.25] FROM THE LEAD TIP.
- ▲ DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .006 [0.15] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.
- A- DIMENSION 61 & c1 APPLIED TO BASE METAL ONLY. A- DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
- 9.- OUTLINE CONFORMS TO JEDEC OUTLINE TO-252AA

S Y M		DIMEN	SIONS		N	
В	MILLIM	ETERS	INC	HES	0 T	
0 L	MIN.	MAX.	MIN.	MAX.	ES	
Α	2.18	2.39	.086	.094		
A1	-	0.13	-	.005		
b	0.64	0.89	.025	.035		
b1	0.64	0.79	.025	.031	7	
b2	0.76	1,14	.030	.045		
b3	4.95	5.46	.195	.215	4	
С	0.46	0.61	.018	.024		
c1	0.41	0.56	.016	.022	7	
c2	0.46	0.89	.018	.035		
D	5.97	6.22	.235	.245	6	LEAD ASSIGNMENTS
D1	5.21	-	.205	-	4	
Е	6.35	6.73	.250	.265	6	HEXFET
E1	4.32	-	.170	-	4	<u>HEXEL</u>
е	2.29	BSC	.090	BSC		1 GATE
Н	9.40	10.41	.370	.410		2 DRAIN
L	1.40	1.78	.055	.070		3 SOURCE 4 DRAIN
L1	2.74	BSC	.108	REF.		4 DRAIN
L2	0.51	BSC	.020	BSC		
L3	0.89	1.27	.035	.050	4	IGBT & CoPAK
L4	-	1.02	-	.040		1001 & COLAR
L5	1.14	1.52	.045	.060	3	1 GATE
ø	0*	10*	0*	10*		2 COLLECTOR
ø1	0*	15°	0*	15°		3 EMITTER
ø2	25*	35°	25*	35*		4 COLLECTOR

HEXFET
1 GATE 2 DRAIN 3 SOURCE 4 DRAIN
IGBT & CoPAK
1.– GATE 2.– COLLECTOR 3.– EMITTER 4.– COLLECTOR

D-Pak (TO-252AA) Part Marking Information





Note: For the most current drawing please refer to IR website at http://www.irf.com/package/



IRFR/U7546PbF

I-Pak (TO-251AA) Package Outline (Dimensions are shown in millimeters (inches))





SECTION B-B & C-C

NOTES:

- 1.- DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2.- DIMENSION ARE SHOWN IN INCHES [MILLIMETERS].
- ▲ DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005 [0.13] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.
- A- THERMAL PAD CONTOUR OPTION WITHIN DIMENSION 64, L2, E1 & D1.
- ▲ LEAD DIMENSION UNCONTROLLED IN L3.
- A- DIMENSION 61, 63 & c1 APPLY TO BASE METAL ONLY.
- 7.- OUTLINE CONFORMS TO JEDEC OUTLINE TO-251AA (Date 06/02).
- 8.- CONTROLLING DIMENSION : INCHES.

S Y			N		
M B	MILLIM	ETERS	INC	HES	O T E S
0 L	MIN.	MAX.	MIN.	MAX.	S
A	2.18	2.39	.086	.094	
A1	0.89	1.14	.035	.045	
b	0.64	0.89	.025	.035	
b1	0.65	0.79	.025	.031	6
b2	0.76	1,14	.030	.045	
b3	0.76	1.04	.030	.041	6
b4	4.95	5.46	.195	.215	4
с	0.46	0.61	.018	.024	
c1	0.41	0.56	.016	.022	6
c2	0.46	0.89	.018	.035	
D	5.97	6.22	.235	.245	3
D1	5.21	-	.205	-	4
Е	6.35	6.73	.250	.265	3
E1	4.32	-	.170	-	4
е	2.29	BSC	.090	BSC	
L	8.89	9.65	.350	.380	
L1	1.91	2.29	.045	.090	
L2	0.89	1.27	.035	.050	4
L3	0.89	1.52	.035	.060	5
ø1	0*	15*	0*	15*	
ø2	25°	35*	25*	35°	
ø2	25*	35°	25*	35°	


LEAD ASSIGNMENTS

HEXFET

1.- GATE 2.- DRAIN 3.- SOURCE


4.- DRAIN


I-Pak (TO-251AA) Part Marking Information



Note: For the most current drawing please refer to IR website at http://www.irf.com/package/

D-Pak (TO-252AA) Tape & Reel Information (Dimensions are shown in millimeters (inches))






NOTES :

Downloaded from Arrow.com.

- 1. CONTROLLING DIMENSION : MILLIMETER.
- 2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
- 3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



NOTES : 1. OUTLINE CONFORMS TO EIA-481.

Note: For the most current drawing please refer to IR website at http://www.irf.com/package/

Qualification Information[†]

Qualification Level	Industrial (per JEDEC JESD47F) ^{††}	
Moisture Sensitivity Level	D-Pak	MSL1
	I-Pak	N/A
RoHS Compliant	Yes	

† Qualification standards can be found at International Rectifier's web site: <u>http://www.irf.com/product-info/reliability/</u>

† Applicable version of JEDEC standard at the time of product release.

Revision History

Date	Comment
11/7/2014	 Updated E_{AS (L=1mH)} = 178mJ on page 2 Updated note 10 "Limited by T_{Jmax}, starting T_J = 25°C, L = 1mH, R_G = 50Ω, I_{AS} = 19A, V_{GS} =10V" on page 2 Updated package outline on page 9 & 10



IR WORLD HEADQUARTERS: 101 N. Sepulveda Blvd., El Segundo, California 90245, USA To contact International Rectifier, please visit <u>http://www.irf.com/whoto-call/</u>

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application. For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.