# BTS4300SGA

## Smart High-Side Power Switch

## Automotive Power



Never stop thinking



| 1        | Overview 3   |
|----------|--|
| 2        | Block Diagram 5                                    |
| <b>3</b> | Pin Configuration 6                                |
| 3.1      | Pin Assignment 6                                   |
| 3.2      | Pin Definitions and Functions 6                    |
| 3.3      | Voltage and Current Definition 7                   |
| <b>4</b> | General Product Characteristics 8                  |
| 4.1      | Absolute Maximum Ratings 8                         |
| 4.2      | Functional Range 9                                 |
| 4.3      | Thermal Resistance 9                               |
| <b>5</b> | Power Stage 10                                     |
| 5.1      | Output ON-State Resistance 10                      |
| 5.2      | Turn ON / OFF Characteristics 10                   |
| 5.3      | Inductive Output Clamp 11                          |
| 5.4      | Electrical Characteristics Power Stage 12          |
| <b>6</b> | Protection Mechanisms 13                           |
| 6.1      | Undervoltage Protection 13                         |
| 6.2      | Overvoltage Protection 13                          |
| 6.3      | Reverse Polarity Protection 14                     |
| 6.4      | Overload Protection 14                             |
| 6.5      | Electrical Characteristics Protection Functions 16 |
| <b>7</b> | Diagnostic Mechanism 17                            |
| 7.1      | ST Pin 17  |
| 7.2      | ST Signal in Case of Failures 17                   |
| 7.2.1    | Diagnostic in Open Load, Channel OFF 17            |
| 7.2.2    | ST Signal in case of Over Temperature 19           |
| 7.3      | Electrical Characteristics Diagnostic Functions 20 |
| <b>8</b> | Input Pin 21                                       |
| 8.1      | Input Circuitry 21                                 |
| 8.2      | Electrical Characteristics 21                      |
| <b>9</b> | Application Information 22                         |
| 9.1      | Further Application Information 22                 |
| 10       | Package Outlines 23                                |
| 11       | Revision History 24                                |



#### **Smart High-Side Power Switch**

#### BTS4300SGA



#### **Overview** 1

#### **Basic Features**

- Fit for 12V application
- One Channel device •
- Very Low Stand-by Current •
- **CMOS Compatible Inputs** •
- Electrostatic Discharge Protection (ESD) ٠
- Optimized Electromagnetic Compatibility •
- Logic ground independent from load ground
- Very low leakage current from OUT to the load in OFF state
- Green Product (RoHS compliant) •
- **AEC Qualified**

#### Description

The BTS4300SGA is a single channel Smart High-Side Power Switch. It is embedded in a PG-DSO-8-24 package, providing protective functions and diagnostics. The power transistor is built by a N-channel power MOSFET with charge pump. The device is monolithically integrated in Smart technology. It is specially designed to drive Relay or LED in the harsh automotive environment.

#### Table 1 **Electrical Parameters (short form)**

| Parameter   | Symbol               | Value  |  |
|---|----------------------|--------|--|
| Operating voltage range                               | V <sub>SOP</sub>     | 5V 34V |  |
| Over voltage protection                               | V <sub>S (AZ)</sub>  | 41V    |  |
| Maximum ON State resistance at T <sub>j</sub> = 150°C | R <sub>DS(ON)</sub>  | 600mΩ  |  |
| Nominal load current                                  | I <sub>L (nom)</sub> | 0.4A   |  |
| Minimum current limitation                            | I <sub>L_SCR</sub>   | 0.4A   |  |
| Standby current for the whole device with load        | I <sub>S(off)</sub>  | 26µA   |  |
| Maximum reverse battery voltage                       | -V <sub>s(REV)</sub> | 32V    |  |

#### **Diagnostic Feature**

- Open drain diagnostic output
- Open load detection in OFF state

| Туре       | Package     | Marking |
|------------|-------------|---------|
| BTS4300SGA | PG-DSO-8-24 | 4300SGA |



**PG-DSO-8-24** 



Overview

#### **Protection Functions**

- Short circuit protection
- Overload protection
- Current limitation
- Thermal shutdown with restart
- Overvoltage protection (including load dump)
- Loss of ground and loss of battery protection
- Electrostatic discharge protection (ESD)


#### Application

• All types of relays, resistive and capacitive loads



**Block Diagram** 

### 2 Block Diagram








**Pin Configuration** 

### 3 Pin Configuration

### 3.1 Pin Assignment



#### Figure 2 Pin Configuration

#### 3.2 Pin Definitions and Functions


| Pin        | Symbol         | Function  |
|------------|----------------|---|
| 1          | GND            | Ground; Ground connection   |
| 2          | IN             | Input channel; Input signal. Activate the channel in case of logic high level   |
| 3          | OUT            | Output; Protected High side power output channel  |
| 4          | ST             | Diagnostic feedback; of channel. Open drain.  |
| 5, 6, 7, 8 | V <sub>S</sub> | <b>Battery voltage;</b> Design the wiring for the simultaneous max. short circuit current and also for low thermal resistance |



**Pin Configuration** 

### 3.3 Voltage and Current Definition

Figure 3 shows all terms used in this data sheet, with associated convention for positive values.





**General Product Characteristics** 

### 4 General Product Characteristics

#### 4.1 Absolute Maximum Ratings

#### Absolute Maximum Ratings <sup>1)</sup>

 $T_i$  = 25 °C; (unless otherwise specified)

| Pos.     | Parameter  | Symbol                | Lim  | nit Values          | Unit  | Conditions   |
|----------|--|-----------------------|------|---------------------|-------|--|
|          |  |                       | Min. | Max.                |       |  |
| Voltage  | es l   | 1                     |      |                     |       | _  |
| 4.1.1    | Supply voltage   | Vs                    | -    | 40                  | V     | -  |
| 4.1.2    | Reverse polarity Voltage                                   | - $V_{\rm S(REV)}$    | 0    | 32                  | V     |  |
| 4.1.3    | Supply voltage for short circuit protection                |                       | 0    | 28                  | V     | $R_{\rm ECU}$ = 20mΩ,<br>$R_{\rm Cable}$ =16mΩ/m<br>$L_{\rm Cable}$ =1µH/m,<br>$\ell$ = 0 or 5m <sup>2)</sup><br>see Chapter 6 |
| Input pi | ins  |                       |      |                     |       |  |
| 4.1.4    | Voltage at INPUT pins                                      | V <sub>IN</sub>       | -10  | 16                  | V     | -  |
| 4.1.5    | Current through INPUT pins                                 | $I_{IN}$              | -5   | 5                   | mA    | -  |
| Power s  | stage  |                       | ·    |                     |       |  |
| 4.1.6    | Load current   | <i>I</i> <sub>L</sub> | -    | I <sub>L(LIM)</sub> | А     | -  |
| 4.1.7    | Power dissipation (DC),                                    | P <sub>TOT</sub>      | _    | 0.8                 | W     | T <sub>A</sub> =85°C,<br>T <sub>i</sub> <150°C   |
| 4.1.8    | Inductive load switch off energy dissipation, Single pulse | E <sub>AS</sub>       | -    | 800                 | mJ    | $T_{j}$ =150°C,<br>$V_{s}$ =13.5V,<br>$I_{L}$ = 0.3A   |
| Temper   | atures   |                       |      |                     |       |  |
| 4.1.9    | Junction Temperature                                       | Tj                    | -40  | 150                 | °C    | -  |
| 4.1.10   | Storage Temperature  | $T_{\rm stg}$         | -55  | 150                 | °C    | -  |
|          | sceptibility   |                       |      |                     |       |  |
| E2D 20   |  |                       | 1.   |                     | 1.3.7 | HBM <sup>3)</sup>  |
| 4.1.11   | ESD Resistivity IN pin                                     | $V_{ESD}$             | -1   | 1                   | kV    | HBMS   |

2) In accordance to AEC Q100-012 and AEC Q101-006

3) ESD susceptibility HBM according to EIA/JESD 22-A 114B

Note: Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.



#### **General Product Characteristics**

#### 4.2 Functional Range

| Pos.  | Parameter                           | Symbol               | Lir  | nit Values | Unit | Conditions   |
|-------|-------------------------------------|----------------------|------|------------|------|--|
|       |                                     |                      | Min. | Max.       |      |  |
| 4.2.1 | Operating Voltage                   | V <sub>SOP</sub>     | 5    | 34         | V    | $V_{\rm IN}$ = 4.5V,<br>$R_{\rm L}$ = 47 $\Omega$ ,<br>$V_{\rm DS}$ < 0.5V |
| 4.2.2 | Undervoltage shutdown               | V <sub>SUV</sub>     | -    | 5          | V    | -  |
| 4.2.3 | Undervoltage restart of charge pump | V <sub>S(u cp)</sub> | -    | 5.5        | V    | -  |
| 4.2.4 | Operating current                   | $I_{\rm GND}$        |      | 1.3        | mA   | $V_{\rm IN}$ = 5V  |
| 4.2.5 | Standby current                     | $I_{\rm S(OFF)}$     | _    | 26         | μA   | $T_{\rm j}$ = 150°C,<br>$V_{\rm IN}$ = 0V                                  |

Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

#### 4.3 Thermal Resistance

| Pos.  | Parameter                           | Symbol            | Limit Values |      |      | Unit | Conditions                                       |
|-------|-------------------------------------|-------------------|--------------|------|------|------|--|
|       |                                     |                   | Min.         | Тур. | Max. |      |  |
| 4.3.1 | Junction to Soldering Point         | R <sub>thJC</sub> | _            | -    | 15   | K/W  | _1)  |
| 4.3.2 | Junction to Ambient: channel active | R <sub>thJA</sub> | -            | 83   | -    | K/W  | with 6cm <sup>2</sup> cooling area <sup>1)</sup> |

1) Not subject to production test, specified by design




### 5 Power Stage

The power stage is built by an N-channel vertical power MOSFET (DMOS) with charge pump.

#### 5.1 Output ON-State Resistance

The ON-state resistance  $R_{\text{DS(ON)}}$  depends on the supply voltage as well as the junction temperature  $T_j$ . Figure 4 shows the dependencies for the typical ON-state resistance. The behavior in reverse polarity is described in Chapter 6.3.




#### Figure 4 Typical ON-state resistance

A high signal (See **Chapter 8**) at the input pin causes the power DMOS to switch ON with a dedicated slope, which is optimized in terms of EMC emission.

#### 5.2 Turn ON / OFF Characteristics

Figure 5 shows the typical timing when switching a resistive load.



Data Sheet



#### **Power Stage**

#### 5.3 Inductive Output Clamp

When switching OFF inductive loads with high side switches, the voltage  $V_{OUT}$  drops below ground potential, because the inductance intends to continue driving the current. To prevent the destruction of the device due to high voltages, there is a voltage clamp mechanism implemented that keeps the negative output voltage at a certain level ( $V_{\rm S}$ - $V_{\rm DS(AZ)}$ ). Please refers to Figure 6 and Figure 7 for details. Nevertheless, the maximum allowed load inductance is limited.




Figure 6 Output clamp




Figure 7 Switching in inductance timing

#### Maximum Load Inductance

During demagnetization of inductive loads, energy has to be dissipated in the BTS4300SGA. This energy can be calculated with following equation:

$$E = V_{DS(AZ)} \times \frac{L}{R_L} \times \left[ \frac{V_S - V_{DS(AZ)}}{R_L} + \ln\left(\frac{R_L \times I_L}{V_S - V_{DS(AZ)}}\right) + I_L \right]$$

Data Sheet



**Power Stage** 

Following equation simplifies under the assumption of  $R_{\rm L} = 0\Omega$ .

$$E = \frac{1}{2} \times LI^{2} \times \left(1 - \frac{V_{S}}{V_{S} - V_{DS}(AZ)}\right)$$

The energy, which is converted into heat, is limited by the thermal design of the component.

#### 5.4 Electrical Characteristics Power Stage

#### **Electrical Characteristics: Power stage**

 $V_{\rm S}$  = 13.5V,  $T_{\rm i}$  = -40 °C to +150 °C,(unless otherwise specified). Typical values are given at  $T_{\rm i}$  = 25°C

| Pos.  | Parameter   | Symbol                      | Limit Values |      |      | Unit | Conditions   |
|-------|---|-----------------------------|--------------|------|------|------|--|
|       |   |                             | Min.         | Тур. | Max. |      |  |
| 5.4.1 | ON-state resistance per channel   | R <sub>DS(ON)</sub>         | -            | 300  | -    | mΩ   | $T_{j} = 25^{\circ}C, ^{1)}$<br>$I_{L} = 0.3A,  V_{BB} = 940V  V_{IN} = 5V,  See Figure 4$ |
|       |   |                             | -            | 480  | 600  |      | T <sub>j</sub> =150°C  |
| 5.4.2 | Nominal load current  | I <sub>L(nom)</sub>         | 0.4          | -    | -    | A    | <i>T</i> <sub>A</sub> =85°C <sup>1)</sup> ,<br><i>T</i> <sub>j</sub> <150°C                |
| 5.4.3 | Drain to Source Clamping Voltage<br>$V_{\text{DS(AZ)}} = V_{\text{S}} - V_{\text{OUT}}$ | V <sub>DS(AZ)</sub>         | 41           | 47   | -    | V    | $I_{\rm DS}$ = 4mA <sup>2)</sup>   |
| 5.4.4 | Output leakage current  | $I_{L(OFF)}$                | -            | -    | 12   | μA   | $V_{\rm IN}$ =0V,<br>$V_{\rm OUT}$ = 0V  |
| 5.4.5 | Slew rate ON 10% to 30% $V_{\text{OUT}}$  | d <i>V/dt</i> <sub>ON</sub> |              |      | 2    | V/µs | $R_{\rm L}$ =47 $\Omega$ ,<br>$V_{\rm s}$ =13.5V,  |
| 5.4.6 | Slew rate OFF 70% to 40% $V_{\text{OUT}}$   | $-dV/dt_{OFF}$              | -            | -    | 2    | V/µs | See Figure 5   |
| 5.4.7 | Turn-ON time to 90% $V_{\rm OUT}$<br>Includes propagation delay                         | t <sub>ON</sub>             | -            | -    | 140  | μs   |  |
| 5.4.8 | Turn-OFF time to 10% $V_{\rm OUT}$ Includes propagation delay                           | t <sub>OFF</sub>            | -            | -    | 170  | μs   |  |

1) Not subject to production test, specified by design

2) Voltage is measured by forcing  $I_{\rm DS.}$ 



### 6 Protection Mechanisms


The device provides embedded protective functions. Integrated protection functions are designed to prevent the destruction of the IC from fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are designed for neither continuous nor repetitive operation.

### 6.1 Undervoltage Protection

Below  $V_{SOP\_min}$ , the under voltage mechanism is met. If the supply voltage is below the under voltage mechanism, the device is OFF (turns OFF). As soon as the supply voltage is above the under voltage mechanism, then the device can be switched ON and the protection functions are operational.

#### 6.2 Overvoltage Protection

There is a clamp mechanism for over voltage protection. To guarantee this mechanism operates properly in the application, the current in the zener diode  $Z_{DAZ}$  has to be limited by a ground resistor. Figure 8 shows a typical application to withstand overvoltage issues. In case of supply greater than  $V_{S(AZ)}$ , the power transistor switches ON and the voltage across logic section is clamped. As a result, the internal ground potential rises to  $V_{S} - V_{S(AZ)}$ . Due to the ESD zener diodes, the potential at pin IN rises almost to that potential, depending on the impedance of the connected circuitry. Integrated resistors are provided at the IN pin to protect the input circuitry from excessive current flow during this condition.



#### Figure 8 Over voltage protection with external components

In the case the supply voltage is in between of  $V_{S(SC) max}$  and  $V_{DS(AZ)}$ , the output transistor is still operational and follow the input. If the channel is in ON state, parameters are no longer warranted and lifetime is reduced compared to normal mode. This specially impacts the short circuit robustness, as well as the maximum energy  $E_{AS}$  the device can handle.



#### BTS4300SGA

#### **Protection Mechanisms**

#### 6.3 Reverse Polarity Protection

In case of reverse polarity, the intrinsic body diode causes power dissipation. The current in this intrinsic body diode is limited by the load itself. Additionally, the current into the ground path and the logical pins has to be limited to the maximum current described in **Chapter 4.1**, sometimes with an external resistor. **Figure 9** shows a typical application. The R<sub>GND</sub> resistor is used to limit the current in the zener protection of the device. Resistors R<sub>IN</sub> and R<sub>ST</sub> is used to limit the current in the logic of the device and in the ESD protection stage. The recommended value for R<sub>GND</sub> is 150 $\Omega$ , for R<sub>ST 0/1</sub>= 15k $\Omega$ . In case the over voltage is not considered in the application, R<sub>GND</sub> can be replaced by a Shottky diode.




Figure 9 Reverse polarity protection with external components

#### 6.4 Overload Protection

In case of overload, or short circuit to ground, the BTS4300SGA offers two protections mechanisms.

#### **Current limitation**

At first step, the instantaneous power in the switch is maintained to a safe level by limiting the current to the maximum current allowed in the switch  $I_{L(LIM)}$ . During this time, the DMOS temperature is increasing, which affects the current flowing in the DMOS.

#### **Thermal protection**

At thermal shutdown, the device turns OFF and cools down. A restart mechanism is used, after cooling down, the device restarts and limits the current to  $I_{L(SCR)}$ . Figure 10 shows the behavior of the current limitation as a function of time.





#### **Protection Mechanisms**




Figure 10 Current limitation function of the time



**Protection Mechanisms** 

### 6.5 Electrical Characteristics Protection Functions

#### **Electrical Characteristics: Protection**

 $V_{\rm S}$  = 13.5V,  $T_{\rm j}$  = -40 °C to +150 °C. Typical values are given at  $T_{\rm j}$  = 25°C

| Pos.   | Parameter  | Symbol                | Limit Values |          |          | Unit | Conditions                       |
|--------|--|-----------------------|--------------|----------|----------|------|----------------------------------|
|        |  |                       | Min.         | Тур.     | Max.     |      |                                  |
| Revers | e polarity   |                       | 4            |          |          |      |                                  |
| 6.5.1  | Drain source diode voltage during reverse polarity | -V <sub>DS(REV)</sub> | -            | 600      | -        | mV   | <i>T</i> <sub>J</sub> = 150°C    |
| Overvo | bltage   | +                     |              | <u> </u> | <u>.</u> |      |                                  |
| 6.5.2  | Over voltage protection                            | V <sub>S(AZ)</sub>    | 41           | -        | -        | V    | $I_{\rm s}$ = 4mA                |
| Overlo | ad condition                                       |                       |              |          |          |      |                                  |
| 6.5.3  | Load current limitation                            | $I_{L(LIM)}$          | -            | -        | 2        | А    | <i>T</i> <sub>j</sub> = -40°C,   |
|        |  |                       | -            | 1.2      | -        |      | $T_{\rm j} = 25^{\circ}{\rm C},$ |
|        |  |                       | 0.4          | -        | -        |      | T <sub>j</sub> = 150°C,          |
|        |  |                       |              |          |          |      | $V_{\rm S}$ = 20V                |
| 6.5.4  | Repetitive short circuit current limitation        | $I_{\rm L(SCR)}$      | -            | 1        | -        | A    | 1)                               |
| 6.5.5  | Thermal shutdown temperature                       | T <sub>jSC</sub>      | 150          | -        | -        | °C   | _1)                              |
| 6.5.6  | Thermal shutdown hysteresis                        | $\Delta T_{\rm JT}$   | -            | 10       | _        | К    | - <sup>1)</sup>                  |

1) Not subject to production test, but specified by design



### 7 Diagnostic Mechanism

For diagnosis purpose, the BTS4300SGA provides a status pin.

#### 7.1 ST Pin

BTS4300SGA status pin is an open drain, active low circuit. **Figure 11** shows the equivalent circuitry. As long as no "hard" failure mode occurs (Short circuit to GND / Over temperature or open load in OFF), the signal is permanently high, and due to a required external pull-up to the logic voltage will exhibit a logic high in the application. A suggested value for the  $R_{PU ST}$  is 15k $\Omega$ .




Figure 11 Status output circuitry

#### 7.2 ST Signal in Case of Failures

Table 3 gives a quick reference for the logical state of the ST pin during device operation.

#### Table 3 ST pin truth table

| Device operation     | IN | OUT             | ST |
|----------------------|----|-----------------|----|
| Normal operation     | L  | L               | Н  |
|                      | Н  | Н               | Н  |
| Open Load channel    | L  | Н               | L  |
|                      | Н  | Н               | Н  |
| Over temp channel    | L  | L               | Н  |
|                      | Н  | L               | L  |
| Short circuit to GND | L  | L               | Н  |
|                      | Н  | L <sup>1)</sup> | L  |

1)  $V_{ouT}$  < 2V typ.

#### 7.2.1 Diagnostic in Open Load, Channel OFF

For open load diagnosis in OFF-state, an external output pull-up resistor ( $R_{OL}$ ) is recommended. For calculation of the pull-up resistor value, the leakage currents and the open load threshold voltage  $V_{OL(OFF)}$  has to be taken into account. Figure 12 gives a sketch of the situation and Figure 13 shows the typical timing diagram.

 $I_{\text{leakage}}$  defines the leakage current in the complete system, including  $I_{\text{L(OFF)}}$  (see Chapter 5.4) and external leakages e.g due to humidity, corrosion, etc... in the application.



To reduce the stand-by current of the system, an open load resistor switch  $S_{\mbox{\scriptsize OL}}$  is recommended.

If the channel is OFF, the output is no longer pulled down by the load and  $V_{OUT}$  voltage rises to nearly  $V_{S}$ . This is recognized by the device as open load. The voltage threshold is given by  $V_{OL(OFF)}$ . In that case, the ST signal is switched to a logical low  $V_{STL}$ .




Figure 12 Open load detection in OFF electrical equivalent circuit




Figure 13 ST in open load condition



#### 7.2.2 ST Signal in case of Over Temperature

In case of over temperature, the junction temperature reaches the thermal shutdown temperature  $T_{jSC}$ .

In that case, the ST signal is stable and remains to toggling between  $V_{\text{ST(L)}}$  and  $V_{\text{ST(H)}}$ . Figure 14 gives a sketch of the situation.




Figure 14 Sense signal in overtemperature condition



### 7.3 Electrical Characteristics Diagnostic Functions

#### **Electrical Characteristics: Diagnostics**

 $V_{\rm S}$  = 13.5V,  $T_{\rm j}$  = -40 °C to +150 °C, (unless otherwise specified) Typical values are given at  $V_{\rm s}$  = 13.5V,  $T_{\rm j}$  = 25°C

| Pos.   | Parameter   | Symbol                 | Limit Values |      |      | Unit     | Conditions   |
|--------|---|------------------------|--------------|------|------|----------|--|
|        |   |                        | Min.         | Тур. | Max. |          |  |
| Load c | ondition threshold for diagnostic                             | 0                      |              |      |      | I        |  |
| 7.3.1  | Open Load detection voltage                                   | $V_{\rm OL(OFF)}$      | _            | 3.0  | -    | V        | $V_{\rm IN} = 0V$  |
| 7.3.1  | Open load detection current                                   | I <sub>L(OL)</sub>     | -            | 5    | -    | μA       | included in the standby current $I_{\rm S(OFF)}$         |
| ST pin |   |                        |              |      |      |          |  |
| 7.3.2  | Status output (open drain)<br>High level; Zener limit voltage | V <sub>ST (HIGH)</sub> | 5.4          | 6.1  | -    | V        | $I_{ST}$ = +1,6mA <sup>1)</sup> ,<br>Zener Limit voltage |
| 7.3.3  | Status output (open drain)<br>Low level                       | V <sub>ST (LOW)</sub>  | _            | -    | 0.6  | V        | $I_{\rm ST}$ =+1,6mA <sup>1)</sup>                       |
| Diagno | ostic timing  |                        |              | #    | ŀ    | <b>!</b> |  |
| 7.3.4  | Status invalid after positive input slope                     | t <sub>dST(+)</sub>    | _            | 300  | 600  | μs       | _2)  |
| 7.3.5  | Short circuit detection voltage                               | V <sub>OUT (SC)</sub>  | _            | 2.8  | _    | V        | _  |

1) If ground resistor  $R_{\rm GND}$  is used, the voltage drop across this resistor has to be added

2) Not subject to production test, specified by design



Input Pin

### 8 Input Pin

#### 8.1 Input Circuitry

The input circuitry is CMOS compatible. The concept of the Input pin is to react to voltage transition and not to voltage threshold. With the Schmidt trigger, it is impossible to have the device in an un-defined state, if the voltage on the input pin is slowly increasing or decreasing. The output is either OFF or ON but cannot be in an linear or undefined state. The input circuitry is compatible with PWM applications. **Figure 15** shows the electrical equivalent input circuitry. The pull down current source ensures the channel is OFF with a floating input.




Figure 15 Input pin circuitry

#### 8.2 Electrical Characteristics

#### **Electrical Characteristics: Diagnostics**

 $V_{\rm s}$  = 13.5V,  $T_{\rm i}$  = -40 °C to +150 °C, Typical values are given at  $V_{\rm s}$  = 13.5V,  $T_{\rm i}$  = 25°C

| Pos.    | Parameter                | Symbol               | Limit Values |      |      | Unit | Conditions             |
|---------|--------------------------|----------------------|--------------|------|------|------|------------------------|
|         |                          |                      | Min.         | Тур. | Max. |      |                        |
| INput p | pins characteristics     | I                    | -1           |      |      |      |                        |
| 8.2.1   | Low level input voltage  | $V_{\rm IN(L)}$      | -            | -    | 0.8  | V    | _1)                    |
| 8.2.2   | High level input voltage | V <sub>IN(H)</sub>   | 2.2          | -    | -    | V    | _1)                    |
| 8.2.3   | Input voltage hysteresis | V <sub>IN(HYS)</sub> | -            | 0.3  | -    | V    | _ <sup>2)</sup>        |
| 8.2.4   | Low level input current  | I <sub>IN(L)</sub>   | 1            | -    | 30   | μA   | V <sub>IN</sub> = 0.7V |
| 8.2.5   | High level input current | I <sub>IN(H)</sub>   | 1            | -    | 30   | μA   | $V_{\rm IN}$ = 5V      |
| 8.2.6   | Input resistance         | $R_{\rm I}$          | 1.5          | 3.5  | 5    | kΩ   | See Figure 15          |

1) If ground resistor  $R_{GND}$  is used, the voltage drop across this resistor has to be added

2) Not subject to production test, specified by design



#### BTS4300SGA

#### **Application Information**

### 9 Application Information

Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.




Figure 16 Application diagram with BTS4300SGA

Note: This is a very simplified example of an application circuit. The function must be verified in the real application.


#### 9.1 Further Application Information

• For further information you may visit http://www.infineon.com/



**Package Outlines** 

#### 10 **Package Outlines**



PG-DSO-8-24 (Plastic Dual Small Outline Package) Figure 17

#### Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pbfree finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).



#### **Revision History**

## 11 Revision History

| Version | Date       | Changes                    |
|---------|------------|----------------------------|
| 1.0     | 2008-03-18 | Creation of the data sheet |

Edition 2008-03-18

Published by Infineon Technologies AG 81726 Munich, Germany © 2008 Infineon Technologies AG All Rights Reserved.

#### Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

#### Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

#### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.