

100V, Combination 2N-2P CHANNEL RAD-Hard[™] HEXFET[®] TECHNOLOGY

RADIATION HARDENED POWER MOSFET SURFACE MOUNT (LCC-28)

Product Summary

Part Number	Radiation Level	RDS(on)	Ι _D	Channel
IRHQ6110	100 kRads(Si)	0.6Ω	3.0A	Ν
IRHQ63110	300 kRads(Si)	0.6Ω	3.0A	Ν
IRHQ6110	100 kRads(Si)	1.1Ω	-2.3A	Р
IRHQ63110	300 kRads(Si)	1.2Ω	-2.3A	Р



Description

IR HiRel RAD-Hard[™] HEXFET[®] MOSFET Technology provides high performance power MOSFETs for space applications. This technology has over a decade of proven performance and reliability in satellite applications. These devices have been characterized for both Total Dose and Single Event Effects (SEE). The combination of low RDS(on) and low gate charge reduces the power losses in switching applications such as DC to DC converters and motor control. These devices retain all of the well established advantages of MOSFETs such as voltage control, fast switching and temperature stability of electrical parameters.

Features

- Single Event Effect (SEE) Hardened
- Low RDS(on)
- Low Total Gate Charge
- Proton Tolerant
- Simple Drive Requirements
- Hermetically Sealed
- Ceramic Package
- Surface Mount
- Light Weight

Absolute Maximum Ratings (Per Die)

	U ()				
Symbol	Parameter	N-Channel	P-Channel	Units	
$I_{D1} @ V_{GS} = \pm 12V, T_C = 25^{\circ}C$	Continuous Drain Current	3.0	-2.3		
$I_{D2} @ V_{GS} = \pm 12V, T_C = 100^{\circ}C$	Continuous Drain Current	1.9	-1.5	А	
I _{DM} @ T _C = 25°C			-9.2		
P _D @ T _C = 25°C	Maximum Power Dissipation	12	12	W	
	Linear Derating Factor	0.1	0.1	W/°C	
V _{GS}	Gate-to-Source Voltage	Voltage ± 20 ± 20		V	
E _{AS}	Single Pulse Avalanche Energy 2 852 752		75②	mJ	
I _{AR}	Avalanche Current ①	3.0	-2.3	А	
E _{AR}	Repetitive Avalanche Energy ${\mathbb O}$	1.2	1.2	mJ	
dv/dt	Peak Diode Recovery dv/dt	3.03	-9.03	V/ns	
TJ	Operating Junction and	55 to	+150		
T _{STG}	Storage Temperature Range	-55 to +150		°C	
	Package Mounting Surface Temp.	300 (for 5s)		
	Weight	0.89 (1	0.89 (Typical)		

For Footnotes, refer to the page 2 for N Channel and page 3 for P Channel

Pre-Irradiation

1



Pre-Irradiation

Electrical Characteristics for Each N-Channel Device @ Tj = 25°C (Unless Otherwise Specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	100			V	$V_{GS} = 0V, I_{D} = 1.0mA$
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		0.11		V/°C	Reference to 25° C, I _D = 1.0mA
D	Static Drain-to-Source On-State			0.60	0	<u> </u>
$R_{DS(on)}$	Resistance			0.60	Ω	V _{GS} = 12V, I _{D2} = 1.9A ④
V _{GS(th)}	Gate Threshold Voltage	2.0		4.0	V	$V_{DS} = V_{GS}, I_D = 1.0 \text{mA}$
Gfs	Forward Transconductance	1.4			S	V _{DS} = 15V, I _{D2} = 1.9A ④
I _{DSS}	Zaro Cato Voltago Drain Current			25		$V_{DS} = 80V, V_{GS} = 0V$
	Zero Gate Voltage Drain Current			250	μA	$V_{DS} = 80V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I _{GSS}	Gate-to-Source Leakage Forward			100	nA	V _{GS} = 20V
	Gate-to-Source Leakage Reverse			-100	ПА	V _{GS} = -20V
Q_{G}	Total Gate Charge			17		I _{D1} = 3.0A
Q_{GS}	Gate-to-Source Charge			4.0	nC	V _{DS} = 50V
Q_{GD}	Gate-to-Drain ('Miller') Charge			5.5		V _{GS} = 12V
t _{d(on)}	Turn-On Delay Time			20		V _{DD} = 50V
tr	Rise Time			25		I _{D1} = 3.0A
t _{d(off)}	Turn-Off Delay Time			40	ns	R _G = 7.5Ω
t _f	Fall Time			40		V _{GS} = 12V
Ls +L _D	Total Inductance		6.1			Measured from the center of drain pad to center of source pad
C _{iss}	Input Capacitance		270			V _{GS} = 0V
C _{oss}	Output Capacitance		110		pF	V _{DS} = 25V
C _{rss}	Reverse Transfer Capacitance		23			<i>f</i> = 1.0MHz

Source-Drain Diode Ratings and Characteristics for Each N-Channel Device

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions	
Is	Continuous Source Current (Body Diode)			3.0	^		
I _{SM}	Pulsed Source Current (Body Diode) ①			12	A		
V _{SD}	Diode Forward Voltage			1.2	V	$T_J = 25^{\circ}C, I_S = 3.0A, V_{GS} = 0V$	
t _{rr}	Reverse Recovery Time			173	ns	$T_J=25^{\circ}C, I_F=3.0A, V_{DD} \le 25V$	
Q _{rr}	Reverse Recovery Charge			863	nC	di/dt = 100A/µs	
t _{on}	Forward Turn-On Time	Intrins	Intrinsic turn-on time is negligible (turn-on is dominated by $L_{s}+L$				

Thermal Resistance for Each N-Channel Device

Symbol	Parameter	Min.	Тур.	Max.	Units
R _{0JC}	Junction-to-Case	_		10.4	°C/W

Footnotes:

- ① Repetitive Rating; Pulse width limited by maximum junction temperature.
- \odot V_{DD} = 25V, starting T_J = 25°C, L =18.7mH, Peak I_L = 3.0A, V_{GS} = 12V
- 3 $I_{SD} \leq 3.0 A, \, di/dt \leq 165 A/\mu s, \, V_{DD} \leq 100 V, \, T_J \leq 150^\circ C$
- (4) Pulse width \leq 300 µs; Duty Cycle \leq 2%
- \odot Total Dose Irradiation with V_{GS} Bias. 12 volt V_{GS} applied and V_{DS} = 0 during irradiation per MIL-STD-750, Method 1019, condition A.
- © Total Dose Irradiation with V_{DS} Bias. 80volt V_{DS} applied and V_{GS} = 0 during irradiation per MIL-STD-750, Method 1019, condition A.

Pre-Irradiation

 $V_{GS} = 0V$

pF

V_{DS} = -25V

f = 1.0MHz

	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	-100			V	$V_{GS} = 0V, I_{D} = -1.0mA$
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		-0.10		V/°C	Reference to 25°C, I _D = -1.0m
R _{DS(on)}	Static Drain-to-Source On-State Resistance			1.1	Ω	V _{GS} = -12V, I _{D1} = -1.5A ④
V _{GS(th)}	Gate Threshold Voltage	-2.0		-4.0	V	$V_{DS} = V_{GS}, I_{D} = -1.0 \text{mA}$
Gfs	Forward Transconductance	1.1			S	V _{DS} = -15V, I _{D2} = -1.5A ④
I _{DSS}	Zara Cata Valtaga Brain Current			-25		V _{DS} = -80V, V _{GS} = 0V
	Zero Gate Voltage Drain Current			-250	μA	V _{DS} = -80V,V _{GS} = 0V,T _J =125°
I _{GSS}	Gate-to-Source Leakage Forward			-100	n (V _{GS} = -20V
	Gate-to-Source Leakage Reverse			100	nA	V _{GS} = 20V
Q _G	Total Gate Charge			16		I _{D1} = -2.3A
Q _{GS}	Gate-to-Source Charge			4.3	nC	V _{DS} = -50V
Q _{GD}	Gate-to-Drain ('Miller') Charge			3.3		V _{GS} = -12V
t _{d(on)}	Turn-On Delay Time			21		V _{DD} = -50V
tr	Rise Time			17		I _{D1} = -2.3A
t _{d(off)}	Turn-Off Delay Time			32	ns	R _G = 7.5Ω
t _f	Fall Time			32]	V _{GS} = -12V
Ls +L _D	Total Inductance		6.1			Measured from the center of drain pad to center of source pad
		-				

Source-Drain Diode Ratings and Characteristics for Each P-Channel Device

	Parameter	Min.	Тур.	Max.	Units	Test Conditions	
Is	Continuous Source Current (Body Diode)			-2.3	^		
I _{SM}	Pulsed Source Current (Body Diode) \oplus			-9.2	A		
V_{SD}	Diode Forward Voltage			-3.0	V	$T_J=25^{\circ}C, I_S = -2.3A, V_{GS}=0V$	
t _{rr}	Reverse Recovery Time			138	ns	$T_J=25^{\circ}C, I_F=-2.3A, V_{DD} \le -25V$	
Q _{rr}	Reverse Recovery Charge			555	nC	di/dt = 100A/µs ④	
t _{on}	Forward Turn-On Time	Intrins	Intrinsic turn-on time is negligible (turn-on is dominated by $L_{S}+L_{D}$)				

285

90

13

Thermal Resistance for Each P-Channel Device

Input Capacitance

Output Capacitance

Reverse Transfer Capacitance

	Parameter	Min.	Тур.	Max.	Units
$R_{ ext{ heta}JC}$	Junction-to-Case			10.4	°C/W

Footnotes:

 C_{iss}

Coss

Crss

- ① Repetitive Rating; Pulse width limited by maximum junction temperature.
- \odot V_{DD} = -25V, starting T_J = 25°C, L = 28.4mH, Peak I_L = -2.3A, V_{GS} = -12V
- $\label{eq:ISD} \textcircled{3} \quad I_{SD} \leq \mbox{ -2.3A, di/dt} \leq \mbox{ -244A/} \mu s, \ V_{DD} \leq \mbox{ -100V, } T_J \leq 150^{\circ} C$
- \bigcirc Total Dose Irradiation with V_{GS} Bias. -12 volt V_{GS} applied and V_{DS} = 0 during irradiation per MIL-STD-750, Method 1019, condition A.
- \odot Total Dose Irradiation with V_{DS} Bias. -80volt V_{DS} applied and V_{GS} = 0 during irradiation per MIL-STD-750, Method 1019, condition A.

Radiation Characteristics

IR HiRel Radiation Hardened MOSFETs are tested to verify their radiation hardness capability. The hardness assurance program at IR Hirel is comprised of two radiation environments. Every manufacturing lot is tested for total ionizing dose (per notes 5 and 6) using the TO-3 package. Both pre- and post-irradiation performance are tested and specified using the same drive circuitry and test conditions in order to provide a direct comparison.

Table1. Electrical Characteristics for Each N-Ch. Dev.@ Tj = 25°C, Post Total Dose Irradiation \$6

Symbol	Parameter	100 kRads (Si) ¹		300 kRads (Si) ²		Units	Test Conditions	
		Min.	Max.	Min.	Max.			
BV _{DSS}	Drain-to-Source Breakdown Voltage	100		100		V	V_{GS} = 0V, I_{D} = 1.0mA	
V _{GS(th)}	Gate Threshold Voltage	2.0	4.0	1.25	4.5	V	$V_{DS} = V_{GS}$, $I_D = 1.0 \text{mA}$	
I _{GSS}	Gate-to-Source Leakage Forward		100		100	nA	V _{GS} = 20V	
I _{GSS}	Gate-to-Source Leakage Reverse		-100		-100	nA	V _{GS} = -20V	
I _{DSS}	Zero Gate Voltage Drain Current		25		25	μA	V_{DS} = 80V, V_{GS} = 0V	
R _{DS(on)}	Static Drain-to-Source ④ On-State Resistance (TO-3)		0.556		0.706	Ω	V _{GS} = 12V, I _{D2} = 1.9A	
R _{DS(on)}	Static Drain-to-Source ④ On-State Resistance (LCC-28)		0.60		0.75	Ω	V_{GS} = 12V, I_{D2} = 1.9A	
V_{SD}	Diode Forward Voltage ④		1.2		1.2	V	V_{GS} = 0V, I _S = 3.0A	

1. Part number IRHQ6110

2. Part number IRHQ63110

IR HiRel radiation hardened MOSFETs have been characterized in heavy ion environment for Single Event Effects (SEE). Single Event Effects characterization is illustrated in Fig. a and Table 2.

Table 2. Typical Single Event Effect Safe Operating Area

		F	Denne	VDS (V)						
lon	LET (MeV/(mg/cm²))	Energy (MeV)	Range (µm)	@ VGS = 0V	@ VGS = -5V	@ VGS = -10V	@ VGS = -15V	@ VGS = -20V		
Cu	28.0	285	43.0	100	100	100	100	70		
Br	36.8	305	39.0	100	80	70	50			
I	59.8	343	32.6	50	40	35				




Fig a. Typical Single Event Effect, Safe Operating Area

For Footnotes, refer to the page 2.

Radiation Characteristics

IR HiRel Radiation Hardened MOSFETs are tested to verify their radiation hardness capability. The hardness assurance program at IR Hirel is comprised of two radiation environments. Every manufacturing lot is tested for total ionizing dose (per notes 5 and 6) using the TO-3 package. Both pre- and post-irradiation performance are tested and specified using the same drive circuitry and test conditions in order to provide a direct comparison.

Table1. Electrical Characteristics for Each P-Ch. Dev. @ Tj = 25°C, Post Total Dose Irradiation \$6

	Parameter	100 kRa	100 kRads (Si) ¹ 300 kRa		ads (Si) ²	Units	Test Conditions	
		Min.	Max.	Min.	Max.			
BV_{DSS}	Drain-to-Source Breakdown Voltage	-100		-100		V	$V_{GS} = 0V, I_{D} = -1.0mA$	
$V_{GS(th)}$	Gate Threshold Voltage	-2.0	-4.0	-2.0	-5.0	V	V_{DS} = V_{GS} , I_D = -1.0mA	
I _{GSS}	Gate-to-Source Leakage Forward		-100		-100	nA	V _{GS} = -20V	
I _{GSS}	Gate-to-Source Leakage Reverse		100		100	nA	V _{GS} = 20V	
I _{DSS}	Zero Gate Voltage Drain Current		-25		-25	μA	V_{DS} = -80V, V_{GS} = 0V	
R _{DS(on)}	Static Drain-to-Source ④ On-State Resistance (TO-3)		1.056		1.056	Ω	V _{GS} = -12V, I _{D2} = -1.5A	
R _{DS(on)}	Static Drain-to-Source ④ On-State Resistance (LCC-28)		1.1		1.1	Ω	V _{GS} = -12V, I _{D2} = -1.5A	
V_{SD}	Diode Forward Voltage ④		-3.0		-3.0	V	V_{GS} = 0V, I_{D} = -2.3A	

1. Part number IRHQ6110

2. Part number IRHQ63110

IR HiRel radiation hardened MOSFETs have been characterized in heavy ion environment for Single Event Effects (SEE). Single Event Effects characterization is illustrated in Fig. a and Table 2.

Table 2. Typical Single Event Effect Safe Operating Area

	LET	Enormy	Bongo			VDS (V)		
lon	(MeV/(mg/cm ²))	Energy (MeV)	Range (µm)	@ VGS = 0V	@ VGS = 5V	@ VGS = 10V	@ VGS = 15V	@ VGS = 20V
Cu	28.0	285	43.0	-100	-100	-100	-70	-60
Br	36.8	305	39.0	-100	-100	-70	-50	-40
I	59.8	343	32.6	-60				




Fig a. Typical Single Event Effect, Safe Operating Area

For Footnotes, refer to the page 3.

Pre-Irradiation




Fig 1. Typical Output Characteristics






Fig 3. Typical Transfer Characteristics








Fig 2. Typical Output Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage

Q1, Q4






Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 8. Maximum Safe Operating Area





Fig 10. Maximum Avalanche Energy Vs. Drain Current



Q1, Q4

Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Ambient

Pre-Irradiation






Fig 12a. Unclamped Inductive Test Circuit




Fig 13a. Gate Charge Waveform






Fig 14a. Switching Time Test Circuit










Fig 13b. Gate Charge Test Circuit










Fig 1. Typical Output Characteristics





Fig 3. Typical Transfer Characteristics






Fig 2. Typical Output Characteristics





Fig 4. Normalized On-Resistance Vs. Temperature



Q2, Q3

Pre-Irradiation




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 8. Maximum Safe Operating Area





Fig 10. Maximum Avalanche Energy Vs. Drain Current



P-Channel Q2, Q3

Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Ambient



Pre-Irradiation










Fig 12a. Unclamped Inductive Test Circuit












Fig 12b. Unclamped Inductive Waveforms




Fig 13b. Gate Charge Test Circuit





Fig 14b. Switching Time Waveforms



Note: For the most updated package outline, please see the website: LCC-28

Case Outline and Dimensions – LCC-28





Infineon Technologies Service Center: USA Tel: +1 (866) 951-9519 and International Tel: +49 89 234 65555 Leominster, Massachusetts 01453, USA Tel: +1 (978) 534-5776 San Jose, California 95134, USA Tel: +1 (408) 434-5000 Data and specifications subject to change without notice.

IMPORTANT NOTICE

The information given in this document shall be in no event regarded as guarantee of conditions or characteristic. The data contained herein is a characterization of the component based on internal standards and is intended to demonstrate and provide guidance for typical part performance. It will require further evaluation, qualification and analysis to determine suitability in the application environment to confirm compliance to your system requirements.

With respect to any example hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind including without limitation warranties on non- infringement of intellectual property rights and any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's product and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of any customer's technical departments to evaluate the suitability of the product for the intended applications and the completeness of the product information given in this document with respect to applications.

For further information on the product, technology, delivery terms and conditions and prices, please contact your local sales representative or go to (<u>www.infineon.com/irhirel)</u>.

WARNING

Due to technical requirements products may contain dangerous substances. For information on the types in question, please contact your nearest Infineon Technologies office.