## 2-Lane DisplayPort ${ }^{\text {tw }}$ Rev 1.2 Compliant Switch <br> Description

## Features

$\rightarrow$ 2-lane, 1:2 mux/demux that will support RBR, HBR1, or HBR2
$\rightarrow$ 1-channel 1:2 mux/demux for DP_HPD signal
$\rightarrow$ 1-differential channel 1:2 mux/demux for DP_Aux signal with support up to 720 Mbps
$\rightarrow$ Insertion Loss for high speed channels @ 2.7 GHz: -1.7dB
$\rightarrow$-3dB Bandwidth for high speed channels: 4.7 GHz
$\rightarrow$ Return loss for high speed channels @ $2.7 \mathrm{GHz}:-16 \mathrm{~dB}$
$\rightarrow$ Low Bit-to-Bit Skew, 7ps max (between '+' and '-' bits)
$\rightarrow$ Low Crosstalk for high speed channels: -25dB@5.4 Gbps
$\rightarrow$ Low Off Isolation for high speed channels: -25dB@5.4 Gbps
$\rightarrow \mathrm{V}_{\mathrm{DD}}$ Operating Range: $3.3 \mathrm{~V}+/-10 \%$
$\rightarrow$ ESD Tolerance: 2 kV HBM
$\rightarrow$ Low channel-to-channel skew, 35ps max
$\rightarrow$ Packaging ( Pb -free \& Green):

- 32 TQFN (ZL)

Pericom Semiconductor's PI3VDP3212 mux/demux is targeted for next generation digital video signals. This device can be used to connect a DisplayPort ${ }^{\text {mi }}$ Source to two Independent DisplayPort Sinks or to connect two DisplayPort sources to a single DP display.
The newly released DisplayPort spec requires a data rate of 5.4 Gbps. Pericom's solution has been specifically designed around this standard and will support such signals.

## Application

Routing of DisplayPort signals with low signal attenuation between source and sink.

## Block Diagram



Pin Assignment (TQFN-32)


Truth Table

| $\overline{\mathrm{OE}}$ | SEL | AUX_ <br> SEL | Function |
| :--- | :--- | :--- | :--- |
| Low | Low | Low | Port A active for all channels |
| Low | Low | High | Port A for HS, port B for HPD/AUX |
| Low | High | Low | Port B for HS, port A for HPD/AUX |
| Low | High | High | Port B active for all channels |
| High | x | x | All I/O's are hi-z and IC is power down |


| Pin Description |  |  |  |
| :---: | :---: | :---: | :---: |
| pin\# | pin Name | Signal Type | Description |
| 1 | D0+ | I/O | positive differential signal 0 for COM port |
| 2 | D0- | I/O | negative differential signal 0 for COM port |
| 3 | VDD | Power | $3.3 \mathrm{~V}+/-10 \%$ power supply |
| 4 | D1+ | I/O | positive differential signal 1 for COM port |
| 5 | D1- | I/O | negative differential signal 1 for COM port |
| 6 | AUX+ | I/O | positive differential signal for AUX COM port |
| 7 | AUX- | I/O | negative differential signal for AUX COM port |
| 8 | HPD | I/O | HPD for COM port |
| 9 | VDD | Power | $3.3 \mathrm{~V}+/-10 \%$ power supply |
| 10 | SEL | I | switch logic control. <br> If HIGH, then path B is selected for high speed channels only If LOW, then path $A$ is selected for high speed channels only |
| 11 | $\overline{\mathrm{OE}}$ | I | Output enable. if $\overline{\mathrm{OE}}$ is low, IC is enabled. If $\overline{\mathrm{OE}}$ is high, then IC is power down and all I/Os are hi-z |
| 12 | VDD | Power | $3.3 \mathrm{~V}+/-10 \%$ power supply |
| 13 | HPD_B | I/O | HPD for port B |
| 14 | AUX-B | I/O | negative differential signal for AUX, port B |
| 15 | AUX+B | I/O | positive differential signal for $A U X$, port $B$ |
| 16 | VDD | Power | $3.3 \mathrm{~V}+/-10 \%$ power supply |
| 17 | HPD_A | I/O | HPD for port A |
| 18 | AUX-A | I/O | negative differential signal for AUX, port A |
| 19 | AUX+A | I/O | positive differential signal for AUX, port A |
| 20 | VDD | Power | $3.3 \mathrm{~V}+/-10 \%$ power supply |
| 21 | GND | Ground | Ground |
| 22 | D1-B | I/O | negative differential signal 1 for port $B$ |
| 23 | D1+B | I/O | positive differential signal 1 for port B |
| 24 | D0-B | I/O | negative differential signal 0 for port $B$ |
| 25 | D0+B | I/O | positive differential signal 0 for port $B$ |
| 26 | D1-A | I/O | negative differential signal 1 for port A |
| 27 | D1+A | I/O | positive differential signal 1 for port A |
| 28 | GND | Ground | Ground |
| 29 | VDD | Power | $3.3 \mathrm{~V}+/-10 \%$ power supply |
| 30 | D0-A | I/O | negative differential signal 0 for port A |
| 31 | D0+A | I/O | positive differential signal 0 for port A |
| 32 | AUX_SEL | I | switches only the AUX and HPD channels from port A vs. port B <br> If High, path B is selected <br> If LOW, path A is selected |

## Maximum Ratings

(Above which useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature .................................................. $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| :---: | :---: |
| Supply Voltage to Ground Potential | 0.5 V to +4.2 V |
| DC Input Voltage | -0.5 V to $\mathrm{V}_{\mathrm{DD}}$ |
| DC Output Current | ......... 120 mA |
| Power Dissipation ... | ... 0.5 W |

Note: Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC Electrical Characteristics for Switching over Operating Range (TA $=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{VDD}=$ $3.3 \mathrm{~V} \pm 10 \%$ )

| Parameter | Description | Test Conditions ${ }^{(1)}$ | Min | Typ ${ }^{(1)}$ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage | Guaranteed HIGH level | 1.5 |  |  | V |
| VIL | Input LOW Voltage | Guaranteed LOW level |  |  | 0.75 |  |
| V IK | Clamp Diode Voltage, Dx | $\mathrm{V}_{\text {DD }}=$ Max., $\mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  | -1.6 | -1.8 |  |
| IIH | Input HIGH Current | $\mathrm{V}_{\mathrm{DD}}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}}$ |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| IIL | Input LOW Current | $\mathrm{V}_{\mathrm{DD}}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ |  |  | $\pm 5$ |  |
| $\mathrm{I}_{\text {OFF_SB }}$ | I/O leakage when part is off for side band signals only (DDC, AUX, HPD) | $\mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}, \mathrm{~V}_{\text {InPUT }}=0 \mathrm{~V}$ to 3.6 V |  |  | 20 |  |
| RON_HS | On resistance between input to output for high speed signals | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \text { Vinput }=0 \mathrm{~V} \text { to } 2 \mathrm{~V}, \\ & \mathrm{I}_{\text {INPUT }}=20 \mathrm{~mA} \end{aligned}$ |  | 10 |  | Ohm |
| RON_AUX | On resistance between input to output for side-band signals (AUX) | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \text { Vinput }=0 \text { to } 3.3 \mathrm{~V}, \\ & \mathrm{I}_{\text {INPUT }}=20 \mathrm{~mA} \end{aligned}$ |  | 7 |  | Ohm |
| Aux_ss | Signal Swing Tolerance in Aux path | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ | -0.5 |  | 3.6 | V |
| HPD_I | Input voltage tolerance on HPD path |  |  |  | 5.5 | V |
| HPD_O | Output voltage on HPD path | HPD input from 0 V to 5.25 V |  |  | 3.6 | V |

Power Supply Characteristics $\left(\mathrm{TA}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Description | Test Conditions ${ }^{(\mathbf{1})}$ | Min | Typ $^{(\mathbf{1})}$ | Max | Units |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{I}_{\mathrm{CC}}$ | Quiescent Power Supply Current | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$., $\mathrm{V}_{\mathrm{IN}}=$ GND or $\mathrm{V}_{\mathrm{DD}}$ |  | 320 | 500 | uA |

Dynamic Electrical Characteristics over Operating Range ( $\mathrm{TA}=-40^{\circ}$ to $+85^{\circ} \mathrm{C}, \mathrm{VDD}=3.3 \mathrm{~V} \pm 10 \%$ )

| Parameter | Description | Test Conditions |  | Typ. | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{X}_{\text {TALK }}$ | Crosstalk on High Speed Channels | See Fig. 1 for Measurement Setup | $\mathrm{f}=2.7 \mathrm{GHz}$ | -25dB |  | dB |
|  |  |  | $\mathrm{f}=1.35 \mathrm{GHz}$ | -32dB |  |  |
| OIRR | OFF Isolation on High Speed Channels | See Fig. 2 for Measurement Setup, | $\mathrm{f}=2.7 \mathrm{GHz}$ | -22dB |  |  |
|  |  |  | $\mathrm{f}=1.35 \mathrm{GHz}$ | -30dB |  |  |
| ILOSS | Differential Insertion Loss on High Speed Channels | @ 5.4 Gbps (see figure 3) |  | -1.7 |  | dB |
| $\mathrm{R}_{\text {loss }}$ | Differential Return Loss on high speed channels | @ 2.7 GHz |  | -16 |  | dB |
| BW_Dx $\pm$ | Bandwidth -3dB for Main high speed path ( $\mathrm{Dx} \pm$ ) | See figure 3 |  | 4.7 |  | GHz |
| $\begin{aligned} & \text { BW_AUX/ } \\ & \text { HPD } \end{aligned}$ | -3dB BW for AUX and HPD signals | See figure 3 |  | 1.5 |  | GHz |
| Tsw a-b | time it takes to switch from port A to port B |  |  |  | 1 | us |
| Tsw b-a | time it takes to switch from port B to port A |  |  |  | 1 | us |
| Tstartup | Vdd valid to channel enable |  |  |  | 10 | us |
| Twakeup | Enabling output by changing $\overline{\mathrm{OE}}$ from low to High |  |  |  | 10 | us |

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ambient and maximum loading.

Switching Characteristics $\left(T_{A}=-40^{\circ}\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%$ )

| Parameter | Description | Min. | Typ. | Max. | Units |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{T}_{\mathrm{pd}}$ | Propagation delay (input pin to output pin) |  | 80 |  | ps |
| $\mathrm{tb}_{\mathrm{b}} \mathrm{b}$ | Bit-to-bit skew within the same differential pair |  | 5 | ps |  |
| $\mathrm{t}_{\text {ch-ch }}$ | Channel-to-channel skew |  |  | 50 | ps |



Fig 1. Crosstalk Setup


## DUT

Fig 2. Off-isolation setup


Fig 3. Differential Insertion Loss set up


Fig 4. Xtalk for high speed channels (D0 and D1)


Fig 5. Off Isolation for high speed channels (D0 an D1). Red is for path B and Blue is for path A


Fig 6. Insertion Loss for high speed channels, D0 and D1. Red is for path B and Blue is for path A

## Test Circuit for Electrical Characteristics(1-5)



Notes:

1. $\mathrm{C}_{\mathrm{L}}=$ Load capacitance: includes jig and probe capacitance.
2. $\mathrm{R}_{\mathrm{T}}=$ Termination resistance: should be equal to $\mathrm{Z}_{\mathrm{OUT}}$ of the Pulse Generator
3. Output 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
4. Output 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
5. All input impulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{R}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{F}} \leq 2.5 \mathrm{~ns}$.
6. The outputs are measured one at a time with one transition per measurement.

## Switching Waveforms



Voltage Waveforms Enable and Disable Times

## Switch Positions

| Test | Switch |
| :--- | :--- |
| t $_{\text {PLZ }}$, t $_{\text {PZL }}$ (output on B-side) | $2 *$ Vdd |
| t $_{\text {PHZ, }}$ t PZH (output on B-side) | GND |
| Prop Delay | Open |

## Test Circuit for Dynamic Electrical Characteristics



## Packaging Mechanical: 32-Contact TQFN (ZL)



09-0125
Note:
For latest package info, please check: http://www.pericom.com/products/packaging/mechanicals.php

## Ordering Information

| Ordering Code | Package Code | Package Description |
| :--- | :--- | :--- |
| PI3VDP3212ZLE | ZL | Pb-free \& Green, 32-contact TQFN |

Notes:

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- "E" denotes Pb-free and Green
- Adding an " X " at the end of the ordering code denotes tape and reel packaging

