

#### **DUAL LOW SIDE DRIVER**

#### **Features**

- Gate drive supply range from 10.2 V to 20 V
- CMOS Schmitt-triggered inputs
- 3.3V and 5V logic compatible
- Two independent gate drivers
- Matched propagation delay for both channels
- Outputs out of phase with inputs
- Leadfree, RoHS compliant

### **Typical Applications**

- General Purpose Dual Low Side Driver
- DC-DC converters

**Product Summary** 

| Topology                                     | General Driver |
|--|----------------|
| V <sub>OUT</sub>                             | 10V - 20V      |
| I <sub>o+</sub> & I <sub>o-</sub> (typical)  | 2.3A & 3.3A    |
| t <sub>on</sub> & t <sub>off</sub> (typical) | 50ns & 50ns    |

**Package Type** 





# **Ordering Information**

|                  |              | Standard F    | ack      | O                    |
|------------------|--------------|---------------|----------|----------------------|
| Base Part Number | Package Type | Form          | Quantity | Complete Part Number |
| ID 0 4 40000     | SOIC8N       | Tube/Bulk     | 95       | IRS44262SPBF         |
| IRS44262S        | SOICON       | Tape and Reel | 2500     | IRS44262STRPBF       |




## **Typical Connection Diagram**







| Table of Contents                              | Page |
|--|------|
| Ordering Information                           | 1    |
| Typical connection diagram                     | 2    |
| Description                                    | 4    |
| Absolute Maximum Ratings                       | 5    |
| Recommended Operating Conditions               | 5    |
| Static Electrical Characteristics              | 6    |
| Dynamic Electrical Characteristics             | 6    |
| Functional Block Diagram                       | 7    |
| Input/Output Pin Equivalent Circuit Diagram    | 8    |
| Lead Definitions                               | 9    |
| Lead Assignments                               | 9    |
| Application Information and Additional Details | 10   |
| Package Details: SOIC8                         | 12   |
| Package Details: SOIC8, Tape and Reel          | 13   |
| Part Marking Information                       | 14   |
| Qualification Information                      | 15   |





### **Description**

The IRS44262S is a low voltage, high speed power MOSFET and IGBT driver. Proprietary latch immune CMOS technologies enable ruggedized monolithic construction. The logic input is compatible with standard CMOS or LSTTL output. The output drivers feature a high pulse current buffer stage designed for minimum driver cross-conduction. Propagation delays between two channels are matched.

www.irf.com



### **Absolute Maximum Ratings**

Absolute Maximum Ratings indicate sustained limits beyond which damage to the device may occur. All voltage

| Symbol            | Definition                                    |      | Max                   | Units |
|-------------------|---|------|-----------------------|-------|
| V <sub>cc</sub>   | Supply voltage                                | -0.3 | 20                    |       |
| Vo                | Output voltage                                | -0.3 | V <sub>CC</sub> + 0.3 | V     |
| V <sub>IN</sub>   | Logic input voltage                           | -0.3 | $V_{CC} + 0.3$        |       |
| $P_D$             | Package power dissipation @ TA ≤ 25°C         | _    | 0.625                 | W     |
| Rth <sub>JA</sub> | Thermal resistance, junction to ambient — 200 |      | °C/W                  |       |
| TJ                | Junction temperature                          | _    | 150                   |       |
| Ts                | Storage temperature                           | -55  | 150                   | °C    |
| $T_L$             | Lead temperature (soldering, 10 seconds)      | _    | 300                   |       |

parameters are absolute voltages referenced to COM. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

### **Recommended Operating Conditions**

For proper operation, the device should be used within the recommended conditions. All voltage parameters are absolute voltages referenced to COM unless otherwise stated in the table. The offset rating is tested with supply of  $V_{CC} = 15V$ .

| Symbol   | Definition          | Min  | Max             | Units |
|----------|---------------------|------|-----------------|-------|
| $V_{CC}$ | Supply voltage      | 11.2 | 20              |       |
| Vo       | Output voltage      | 0    | V <sub>CC</sub> | V     |
| $V_{IN}$ | Logic input voltage | 0    | $V_{CC}$        |       |
| $T_A$    | Ambient temperature | -40  | 125             | °C    |



#### **Static Electrical Characteristics**

 $V_{CC}$  = 15V,  $T_A$  = 25°C unless otherwise specified. The  $V_{IN}$ , and  $I_{IN}$  parameters are referenced to COM and are applicable to input leads: INA and INB. The  $V_O$  and  $I_O$  parameters are referenced to COM and are applicable to the output leads: OUTA and OUTB.

| Symbol             | Definition   | Min | Тур  | Max  | Units | Test Conditions              |
|--------------------|--|-----|------|------|-------|------------------------------|
| V <sub>CCUV+</sub> | Vcc supply undervoltage positive going threshold             | 9.2 | 10.2 | 11.2 |       |                              |
| $V_{CCUV}$         | Vcc supply undervoltage negative going threshold             | 8.2 | 9.2  | 10.2 | V     |                              |
| $V_{CCUVH}$        | Vcc supply undervoltage lockout hysteresis                   |     | 1.0  |      |       |                              |
| $V_{IH}$           | Logic "0" input voltage (OUTA = LO, OUTB = LO)               | 2.5 | _    | 1    | V     |                              |
| $V_{IL}$           | Logic "1" input voltage (OUTA = HI, OUTB = HI)               |     | _    | 0.8  |       |                              |
| V <sub>OH</sub>    | High level output voltage, V <sub>BIAS</sub> -V <sub>O</sub> | I   | _    | 1.4  | V     | $I_0 = 0 \text{ mA}$         |
| $V_{OL}$           | Low level output voltage, V <sub>O</sub>                     | l   | _    | 0.15 |       | $I_O = 20 \text{ mA}$        |
| I <sub>IN+</sub>   | Logic "1" input bias current                                 | -   | 5    | 15   |       | $V_{IN} = 0V$                |
| I <sub>IN-</sub>   | Logic "0" input bias current                                 | -30 | -10  | _    | μΑ    | $V_{IN} = 5V$                |
| I <sub>QCC</sub>   | Quiescent V <sub>CC</sub> supply current                     |     | 170  | 340  |       | $V_{IN} = 0V \text{ or } 5V$ |
| I <sub>O+</sub>    | Output high short circuit pulsed current                     |     | 2.3  |      | Α     | $V_O = 0V$ , $V_{IN} = 0V$   |
| I <sub>O-</sub>    | Output low short circuit pulsed current                      | _   | 3.3  |      | A     | $V_{O} = 15V, V_{IN} = 5V$   |


### **Dynamic Electrical Characteristics**

 $V_{CC} = 15V$ ,  $T_A = 25$ °C, and  $C_L = 1000$ pF unless otherwise specified.

| Symbol           | Definition                 | Min | Тур | Max | Units | Test Conditions |
|------------------|----------------------------|-----|-----|-----|-------|-----------------|
| t <sub>on</sub>  | Turn-on propagation delay  | _   | 50  | 95  |       |                 |
| t <sub>off</sub> | Turn-off propagation delay | _   | 50  | 95  |       | F: 0            |
| t <sub>r</sub>   | Turn-on rise time          | _   | 25  | 55  | ns    | Figure 2        |
| t <sub>f</sub>   | Turn-off fall time         | _   | 25  | 55  |       |                 |




# **Functional Block Diagram**





## **Input/Output Pin Equivalent Circuit Diagrams**






### **Lead Definitions**

| PIN | Symbol          | Description   |  |  |
|-----|-----------------|---|--|--|
| 1   | NC              | No connection   |  |  |
| 2   | ĪNĀ             | Logic input for gate driver output (OUTA), out of phase |  |  |
| 3   | COM             | Ground  |  |  |
| 4   | INB             | Logic input for gate driver output (OUTB), out of phase |  |  |
| 5   | OUTB            | Gate drive output B                                     |  |  |
| 6   | V <sub>CC</sub> | Supply voltage  |  |  |
| 7   | OUTA            | Gate drive output A                                     |  |  |
| 8   | NC              | No connection   |  |  |

## **Lead Assignments**








Figure 1: Input/output Timing Diagram



**Figure 2: Switching Time Waveform Definitions** 


10




**Figure 3: Switching Time Test Circuit** 




### Package Details, SOIC8N






| DIM   | INC     | HES   | MILLIM     | ETERS |  |
|-------|---------|-------|------------|-------|--|
| ואווט | MIN     | MAX   | MIN        | MAX   |  |
| Α     | .0532   | .0688 | 1.35       | 1.75  |  |
| A1    | .0040   | .0098 | 0.10       | 0.25  |  |
| b     | .013    | .020  | 0.33       | 0.51  |  |
| С     | .0075   | .0098 | 0.19       | 0.25  |  |
| D     | .189    | .1968 | 4.80       | 5.00  |  |
| Е     | .1497   | .1574 | 3.80       | 4.00  |  |
| е     | .050 B/ | ASIC  | 1.27 BASIC |       |  |
| e 1   | .025 B/ | ASIC  | 0.635      | 3ASIC |  |
| Н     | .2284   | .2440 | 5.80       | 6.20  |  |
| K     | .0099   | .0196 | 0.25       | 0.50  |  |
| L     | .016    | .050  | 0.40       | 1.27  |  |
| У     | 0°      | 8°    | 0°         | 8°    |  |



#### NOTES:


- 1. DIMENSIONING & TOLERANCING PER ASME Y14.5M-1994.
- 2. CONTROLLING DIMENSION: MILLIMETER
- 3. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
- 4. OUTLINE CONFORMS TO JEDEC OUTLINE MS-012AA.
- (5) DIMENSION DOES NOT INCLUDE MOLD PROTRUSIONS. MOLD PROTRUSIONS NOT TO EXCEED 0.15 [.006].
- 6 DIMENSION DOES NOT INCLUDE MOLD PROTRUSIONS. MOLD PROTRUSIONS NOT TO EXCEED 0.25 [.010].
- 7 DIMENSION IS THE LENGTH OF LEAD FOR SOLDERING TO A SUBSTRATE.



12




# Package details: SOIC8N, Tape and Reel



CARRIER TAPE DIMENSION FOR 8SOICN

|      | Metric |       | Imp   | erial |
|------|--------|-------|-------|-------|
| Code | Min    | Max   | Min   | Max   |
| Α    | 7.90   | 8.10  | 0.311 | 0.318 |
| В    | 3.90   | 4.10  | 0.153 | 0.161 |
| С    | 11.70  | 12.30 | 0.46  | 0.484 |
| D    | 5.45   | 5.55  | 0.214 | 0.218 |
| E    | 6.30   | 6.50  | 0.248 | 0.255 |
| F    | 5.10   | 5.30  | 0.200 | 0.208 |
| G    | 1.50   | n/a   | 0.059 | n/a   |
| Н    | 1.50   | 1.60  | 0.059 | 0.062 |




REEL DIMENSIONS FOR 8SOICN

|      | Metric |        | Imp    | erial  |
|------|--------|--------|--------|--------|
| Code | Min    | Max    | Min    | Max    |
| Α    | 329.60 | 330.25 | 12.976 | 13.001 |
| В    | 20.95  | 21.45  | 0.824  | 0.844  |
| С    | 12.80  | 13.20  | 0.503  | 0.519  |
| D    | 1.95   | 2.45   | 0.767  | 0.096  |
| E    | 98.00  | 102.00 | 3.858  | 4.015  |
| F    | n/a    | 18.40  | n/a    | 0.724  |
| G    | 14.50  | 17.10  | 0.570  | 0.673  |
| Н    | 12.40  | 14.40  | 0.488  | 0.566  |



## **Part Marking Information**





#### Qualification Information<sup>†</sup>

| Qualification init         | Rualification information |  |  |  |  |
|----------------------------|---------------------------|--|--|--|--|
|                            |                           | Industrial <sup>††</sup>                                       |  |  |  |
| Qualification Level        |                           | Comments: This family of ICs has passed JEDEC's                |  |  |  |
|                            |                           | Industrial qualification. IR's Consumer qualification level is |  |  |  |
|                            |                           | granted by extension of the higher Industrial level.           |  |  |  |
| Moisture Sensitivity Level |                           | MSL2 <sup>†††</sup> 260°C                                      |  |  |  |
|                            |                           | (per IPC/JEDEC J-STD-020)                                      |  |  |  |
|                            | Machine Madel             | Class B  |  |  |  |
| ESD                        | Machine Model             | (per JEDEC standard JESD22-A115)                               |  |  |  |
| ESD                        | Lluman Bady Madal         | Class 2  |  |  |  |
|                            | Human Body Model          | (per EIA/JEDEC standard EIA/JESD22-A114)                       |  |  |  |
| IC Latch-Up Test           |                           | Class 1, Level A   |  |  |  |
|                            |                           | (per JESD78)   |  |  |  |
| RoHS Compliant             |                           | Yes  |  |  |  |

- † Qualification standards can be found at International Rectifier's web site <a href="http://www.irf.com/">http://www.irf.com/</a>
- †† Higher qualification ratings may be available should the user have such requirements. Please contact your International Rectifier sales representative for further information.
- ††† Higher MSL ratings may be available for the specific package types listed here. Please contact your International Rectifier sales representative for further information.

The information provided in this document is believed to be accurate and reliable. However, International Rectifier assumes no responsibility for the consequences of the use of this information. International Rectifier assumes no responsibility for any infringement of patents or of other rights of third parties which may result from the use of this information. No license is granted by implication or otherwise under any patent or patent rights of International Rectifier. The specifications mentioned in this document are subject to change without notice. This document supersedes and replaces all information previously supplied.

For technical support, please contact IR's Technical Assistance Center http://www.irf.com/technical-info/

#### **WORLD HEADQUARTERS:**

233 Kansas St., El Segundo, California 90245 Tel: (310) 252-7105

www.irf.com

© 2013 International Rectifier