



HEXFET® Power MOSFET

#### **Features**

- Advanced Process Technology
- 175°C Operating Temperature
- Fast Switching

Description


applications.

Repetitive Avalanche Allowed up to Timax


Specifically designed for Automotive applications, this HEXFET® Power MOSFET utilizes the latest processing techniques to achieve extremely low on-resistance per silicon area. Additional features of this design are 175°C junction operating temperature, fast switching

speed and improved repetitive avalanche rating. These features combine to make this design an extremely efficient and reliable device for use in Automotive applications and a wide variety of other

- Lead-Free, RoHS Compliant
- Automotive Qualified \*



12.6m $\Omega$
15.8mΩ
43A



G	D	S
Gate	Drain	Source

Base next number	Dookogo Type	Standard Pack		Ordereble Dort Number
Base part number	Package Type	Form	Quantity	Orderable Part Number
AUIRFS3806	D <sup>2</sup> -Pak	Tube	50	AUIRFS3806
AUIRE 33000	D-Pak	Tape and Reel Left	800	AUIRFS3806TRL

#### **Absolute Maximum Ratings**

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only; and functional operation of the device at these or any other condition beyond those indicated in the specifications is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions. Ambient temperature (TA) is 25°C, unless

Symbol	Parameter	Max.	Units
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	43	
I <sub>D</sub> @ T <sub>C</sub> = 100°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	31	A
I <sub>DM</sub>	Pulsed Drain Current ①	170	
P <sub>D</sub> @T <sub>C</sub> = 25°C	Maximum Power Dissipation	71	W
	Linear Derating Factor	0.47	W/°C
$V_{GS}$	Gate-to-Source Voltage	± 20	V
E <sub>AS</sub>	Single Pulse Avalanche Energy (Thermally Limited) ②	73	mJ
$I_{AR}$	Avalanche Current ①	25	Α
E <sub>AR</sub>	Repetitive Avalanche Energy ①	7.1	mJ
dv/dt	Peak Diode Recovery ③	24	V/ns
$T_J$	Operating Junction and	-55 to + 175	
T <sub>STG</sub>	Storage Temperature Range		°C
	Soldering Temperature, for 10 seconds (1.6mm from case)	300	

## **Thermal Resistance**

Symbol	Parameter	Тур.	Max.	Units
$R_{ hetaJC}$	Junction-to-Case ®		2.12	°C/W
$R_{ hetaJA}$	Junction-to-Ambient (PCB Mount), D² Pak ∅		40	C/VV

HEXFET® is a registered trademark of Infineon.

2017-10-12

<sup>\*</sup>Qualification standards can be found at www.infineon.com



## Static @ T<sub>J</sub> = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	60			V	$V_{GS} = 0V, I_{D} = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		0.075	_	V/°C	Reference to 25°C, I <sub>D</sub> = 5mA ②
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance		12.6	15.8	mΩ	V <sub>GS</sub> = 10V, I <sub>D</sub> = 25A ④
$V_{GS(th)}$	Gate Threshold Voltage	2.0		4.0	V	$V_{DS} = V_{GS}$ , $I_D = 50\mu A$
gfs	Forward Trans conductance	41			S	V <sub>DS</sub> = 10V, I <sub>D</sub> = 25A
$R_G$	Internal Gate Resistance		0.79		Ω	
	Drain to Course Leakens Current			20		$V_{DS} = 60V, V_{GS} = 0V$
I <sub>DSS</sub>	Drain-to-Source Leakage Current			250	μΑ	$V_{DS} = 60V, V_{GS} = 0V$ $V_{DS} = 48V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
$I_{GSS}$	Gate-to-Source Forward Leakage			100	Л	V <sub>GS</sub> = 20V
	Gate-to-Source Reverse Leakage			-100	nA	V <sub>GS</sub> = -20V

## Dynamic Electrical Characteristics @ T<sub>J</sub> = 25°C (unless otherwise specified)

$Q_g$	Total Gate Charge	 22	30		I <sub>D</sub> = 25A
$Q_{gs}$	Gate-to-Source Charge	 5.0			$V_{DS} = 30V$
$Q_{gd}$	Gate-to-Drain Charge	 6.3		nC	V <sub>GS</sub> = 10V4
Q <sub>sync</sub>	Total Gate Charge Sync. (Q <sub>g</sub> - Q <sub>gd</sub> )	 28.3			
$t_{d(on)}$	Turn-On Delay Time	 6.3			$V_{DD} = 39V$
t <sub>r</sub>	Rise Time	 40		no	I <sub>D</sub> = 25A
$t_{d(off)}$	Turn-Off Delay Time	 49		ns	$R_G = 20\Omega$
$t_f$	Fall Time	 47			V <sub>GS</sub> = 10V4
$C_{iss}$	Input Capacitance	 1150			$V_{GS} = 0V$
C <sub>oss</sub>	Output Capacitance	 130			$V_{DS} = 50V$
$C_{rss}$	Reverse Transfer Capacitance	 67		pF	f = 1.0MHz, See Fig. 5
C <sub>oss eff.(ER)</sub>	Effective Output Capacitance (Energy Related)	 190		-	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 0V to 48V <sup>©</sup>
C <sub>oss eff.(TR)</sub>	Effective Output Capacitance (Time Related)	 230			$V_{GS}$ = 0V, $V_{DS}$ = 0V to 48V $\$$

## **Diode Characteristics**

	Parameter	Min.	Тур.	Max.	Units	Conditions
I <sub>S</sub>	Continuous Source Current (Body Diode)			43		MOSFET symbol showing the
I <sub>SM</sub>	Pulsed Source Current (Body Diode) ①			170		integral reverse p-n junction diode.
$V_{SD}$	Diode Forward Voltage			1.3	V	$T_J = 25^{\circ}C, I_S = 25A, V_{GS} = 0V $ ④
t <sub>rr</sub>	Reverse Recovery Time		22 26	33 39		$T_J = 25^{\circ}C$ $T_J = 125^{\circ}C$ $V_{DD} = 51V$ ,
0	Doverse Beenvery Charge		17	26	nC	$T_J = 25^{\circ}C$ $I_F = 25A$
$Q_{rr}$	Reverse Recovery Charge		24	36	IIC	$T_J = 125^{\circ}C$ di/dt = 100A/µs4
I <sub>RRM</sub>	Reverse Recovery Current		1.4		Α	T <sub>J</sub> = 25°C
$t_{on}$	Forward Turn-On Time	Intrinsio	Intrinsic turn-on time is negligible (turn-on is dominated by L <sub>S</sub> +L <sub>D</sub> )			

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Limited by  $T_{Jmax}$ , starting  $T_J = 25^{\circ}C$ , L = 0.23mH,  $R_G = 25\Omega$ ,  $I_{AS} = 25A$ ,  $V_{GS} = 10V$ . Part not recommended for use above this value.
- $\label{eq:loss_space} \mbox{$\Im$} \quad I_{SD} \leq 25 \mbox{A, di/dt} \leq 1580 \mbox{A/} \mu \mbox{s, } V_{DD} \leq V_{(BR)DSS}, \ T_{J} \leq 175 \mbox{$^{\circ}$C}.$
- 4 Pulse width  $\leq 400 \mu s$ ; duty cycle  $\leq 2\%$ .
- $^{\circ}$  C<sub>oss</sub> eff. (TR) is a fixed capacitance that gives the same charging time as C<sub>oss</sub> while V<sub>DS</sub> is rising from 0 to 80% V<sub>DSS</sub>.  $^{\circ}$  C<sub>oss</sub> eff. (ER) is a fixed capacitance that gives the same energy as C<sub>oss</sub> while V<sub>DS</sub> is rising from 0 to 80% V<sub>DSS</sub>.
- When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994
- ®  $R_\theta$  is measured at  $T_J$  approximately 90°C.

2017-10-12






Fig. 1 Typical Output Characteristics




Fig. 3 Typical Transfer Characteristics




Fig 5. Typical Capacitance vs. Drain-to-Source Voltage




Fig. 2 Typical Output Characteristics




Fig. 4 Normalized On-Resistance vs. Temperature




Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage

2017-10-12






Fig. 7 Typical Source-to-Drain Diode Forward Voltage 45 40 35 I<sub>D</sub>, Drain Current (A) 30 25 20 15 10 5 0 175 25 50 75 100 125 150  $\mathsf{T}_C$  , Case Temperature (°C)

Fg 9. Maximum Drain Current vs. Case Temperature




Fig 11. Typical Coss Stored Energy




Fig 8. Maximum Safe Operating Area




Fig 10. Drain-to-Source Breakdown Voltage




Fig 12. Maximum Avalanche Energy vs. Drain Current






Fig 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 14. Avalanche Current vs. Pulse width




Fig 15. Maximum Avalanche Energy vs. Temperature

# Notes on Repetitive Avalanche Curves , Figures 14, 15: (For further info, see AN-1005 at www.infineon.com)

- Avalanche failures assumption:
   Purely a thermal phenomenon and failure occurs at a temperature far in excess of T<sub>jmax</sub>. This is validated for every part type.
- 2. Safe operation in Avalanche is allowed as long as T<sub>jmax</sub> is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 22a, 22b.
- 4. PD (ave) = Average power dissipation per single avalanche pulse.
- 5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. Iav = Allowable avalanche current.
- 7.  $\Delta T$  = Allowable rise in junction temperature, not to exceed  $T_{jmax}$  (assumed as 25°C in Figure 13, 14).

tav = Average time in avalanche.

D = Duty cycle in avalanche = tav ·f

ZthJC(D, tav) = Transient thermal resistance, see Figures 13)

$$\begin{split} P_{D \; (ave)} &= 1/2 \; (\; 1.3 \cdot BV \cdot I_{av}) = \Delta T / \; Z_{thJC} \\ I_{av} &= 2\Delta T / \; [1.3 \cdot BV \cdot Z_{th}] \\ E_{AS \; (AR)} &= P_{D \; (ave)} \cdot t_{av} \end{split}$$

2017-10-12






Fig 16. Threshold Voltage vs. Temperature




Fig. 18 - Typical Recovery Current vs. dif/dt




Fig. 17 - Typical Recovery Current vs. dif/dt




Fig. 19 - Typical Stored Charge vs. dif/dt




Fig. 20 - Typical Stored Charge vs. dif/dt

6 2017-10-12






Fig 21. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 22a. Unclamped Inductive Test Circuit




Fig 23a. Switching Time Test Circuit




Fig 24a. Gate Charge Test Circuit




Fig 22b. Unclamped Inductive Waveforms




Fig 23b. Switching Time Waveforms






Fig 24b. Gate Charge Waveform



## D<sup>2</sup>-Pak (TO-263AB) Package Outline (Dimensions are shown in millimeters (inches))





110	٧T	-	0	

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].

AT THE OUTMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.

4. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.

5. DIMENSION 61, 63 AND c1 APPLY TO BASE METAL ONLY.

- 6. DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
- 7. CONTROLLING DIMENSION: INCH.
- 8. OUTLINE CONFORMS TO JEDEC OUTLINE TO-263AB.

S Y M	DIMENSIONS						
В	MILLIMETERS INCHES						
0 L	MIN.	MAX.	MIN.	MAX.	NOTES		
А	4.06	4.83	.160	.190			
A1	0.00	0.254	.000	.010			
Ь	0.51	0.99	.020	.039			
ь1	0.51	0.89	.020	.035	5		
b2	1.14	1.78	.045	.070			
ь3	1.14	1.73	.045	.068	5		
С	0.38	0.74	.015	.029			
с1	0.38	0.58	.015	.023	5		
c2	1.14	1.65	.045	.065			
D	8.38	9.65	.330	.380	3		
D1	6.86	_	.270	_	4		
E	9.65	10.67	.380	.420	3,4		
E1	6.22	_	.245	_	4		
е	2.54	BSC	.100	.100 BSC			
Н	14.61	15.88	.575	.625			
L	1.78	2.79	.070	.110			
L1	_	1.68	_	.066	4		
L2	_	1.78	_	.070			
L3	0.25	BSC	.010	BSC			

#### LEAD ASSIGNMENTS

#### DIODES

1.— ANODE (TWO DIE) / OPEN (ONE DIE) 2, 4.— CATHODE 3.— ANODE


## HEXFET

IGBTs, CoPACK

1.- GATE 2, 4.- DRAIN 3.- SOURCE


1.- GATE 2, 4.- COLLECTOR 3.- EMITTER


## D<sup>2</sup>-Pak (TO-263AB) Part Marking Information






## D<sup>2</sup>-Pak (TO-263AB) Tape & Reel Information (Dimensions are shown in millimeters (inches))







#### NOTES:

- 1. COMFORMS TO EIA-418.
- 2. CONTROLLING DIMENSION: MILLIMETER.
- 3 DIMENSION MEASURED @ HUB.
- INCLUDES FLANGE DISTORTION @ OUTER EDGE.

9



#### **Qualification Information**

		Automotive (per AEC-Q101)					
Qualification Level Comments: This part number(s) passed Automotive qualification. In Industrial and Consumer qualification level is granted by extension of the Automotive level.							
Moisture Sensitivity Level D <sup>2</sup> -Pak MSL1							
	NA salata a NA salat		Class M2 (+/- 200V) <sup>†</sup>				
	Machine Model	AEC-Q101-002					
ECD	Human Dady Madal	Class H1B (+/- 700V) <sup>†</sup>					
ESD	Human Body Model	AEC-Q101-001					
	Charged Davies Medal	Class C5 (+/- 2000V) <sup>†</sup>					
	Charged Device Model		AEC-Q101-005				
RoHS Cor	mpliant	Yes					

<sup>†</sup> Highest passing voltage.

## **Revision History**

Date	Comments
12/2/2015	<ul> <li>Updated datasheet with corporate template</li> <li>Corrected ordering table on page 1.</li> <li>Updated typo on the fig.19 and fig.20, unit of y-axis from "A" to "nC" on page 7.</li> <li>Corrected typo Coss eff test condition from "60V" to "48V" on page 2.</li> </ul>
10/12/2017	Corrected typo error on part marking on page 8.

Published by Infineon Technologies AG 81726 München, Germany © Infineon Technologies AG 2015 All Rights Reserved.

### **IMPORTANT NOTICE**

The information given in this document shall in <u>no event</u> be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (<a href="https://www.infineon.com">www.infineon.com</a>).

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may <u>not</u> be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.

10 2017-10-12