# International IOR Rectifier

#### **Features**


- Advanced Process Technology
- Ultra Low On-Resistance
- Dynamic dv/dt Rating
- 175°C Operating Temperature
- Fast Switching
- Repetitive Avalanche Allowed up to Timax
- Lead-Free


#### **Description**

This HEXFET® Power MOSFET utilizes the latest processing techniques to achieve extremely low on-resistance per silicon area. Additional features of this design are a 175°C junction operating temperature, fast switching speed and improved repetitive avalanche rating. These features combine to make this design an extremely efficient and reliable device for use in a wide variety of applications.

PD - 95562A IRFZ46ZPbF IRFZ46ZSPbF IRFZ46ZLPbF

HEXFET® Power MOSFET







#### **Absolute Maximum Ratings**

	Parameter	Max.	Units
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V (Silicon Limited)	51	Α
I <sub>D</sub> @ T <sub>C</sub> = 100°C	Continuous Drain Current, V <sub>GS</sub> @ 10V (See Fig. 9)	36	
$I_{DM}$	Pulsed Drain Current ①	200	
P <sub>D</sub> @T <sub>C</sub> = 25°C	Maximum Power Dissipation	82	W
	Linear Derating Factor	0.54	W/°C
$V_{GS}$	Gate-to-Source Voltage	± 20	V
E <sub>AS</sub>	Single Pulse Avalanche Energy (Thermally Limited) ②	63	mJ
E <sub>AS</sub> (tested)	Single Pulse Avalanche Energy Tested Value ②	97	
I <sub>AR</sub>	Avalanche Current ①	See Fig.12a,12b,15,16	Α
E <sub>AR</sub>	Repetitive Avalanche Energy ®		mJ
$T_J$	Operating Junction and	-55 to + 175	°C
T <sub>STG</sub>	Storage Temperature Range		
	Soldering Temperature, for 10 seconds	300 (1.6mm from case )	
	Mounting torque, 6-32 or M3 screw	10 lbf•in (1.1N•m)	

#### Thermal Resistance

	Parameter	Тур.	Max.	Units
$R_{\theta JC}$	Junction-to-Case		1.84	°C/W
$R_{\theta CS}$	Case-to-Sink, Flat, Greased Surface	0.50		
$R_{\theta JA}$	Junction-to-Ambient		62	
$R_{\theta JA}$	Junction-to-Ambient (PCB Mount, steady state)®		40	

HEXFET® is a registered trademark of International Rectifier.

# International **TOR** Rectifier

#### Static @ T<sub>J</sub> = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
V <sub>(BR)DSS</sub>	Drain-to-Source Breakdown Voltage	55			V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		0.053		V/°C	Reference to 25°C, I <sub>D</sub> = 1mA
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance		10.9	13.6	mΩ	V <sub>GS</sub> = 10V, I <sub>D</sub> = 31A ⊕
$V_{GS(th)}$	Gate Threshold Voltage	2.0		4.0	V	$V_{DS} = V_{GS}, I_{D} = 250\mu A$
gfs	Forward Transconductance	45			S	$V_{DS} = 25V, I_{D} = 31A$
I <sub>DSS</sub>	Drain-to-Source Leakage Current			20	μA	$V_{DS} = 55V, V_{GS} = 0V$
				250		$V_{DS} = 55V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I <sub>GSS</sub>	Gate-to-Source Forward Leakage			200	nA	V <sub>GS</sub> = 20V
	Gate-to-Source Reverse Leakage			-200		V <sub>GS</sub> = -20V
$Q_g$	Total Gate Charge		31	46	nC	I <sub>D</sub> = 31A
$Q_{gs}$	Gate-to-Source Charge	_	7.6	11		$V_{DS} = 44V$
$Q_{gd}$	Gate-to-Drain ("Miller") Charge		12	18		V <sub>GS</sub> = 10V ④
t <sub>d(on)</sub>	Turn-On Delay Time		13		ns	$V_{DD} = 28V$
t <sub>r</sub>	Rise Time		63			$I_D = 31A$
t <sub>d(off)</sub>	Turn-Off Delay Time		37			$R_G = 15\Omega$
t <sub>f</sub>	Fall Time		39			V <sub>GS</sub> = 10V ④
L <sub>D</sub>	Internal Drain Inductance		4.5		nΗ	Between lead,
						6mm (0.25in.)
L <sub>S</sub>	Internal Source Inductance		7.5			from package
						and center of die contact
C <sub>iss</sub>	Input Capacitance		1460		pF	$V_{GS} = 0V$
C <sub>oss</sub>	Output Capacitance	_	250			$V_{DS} = 25V$
C <sub>rss</sub>	Reverse Transfer Capacitance	_	130			f = 1.0MHz, See Fig. 5
C <sub>oss</sub>	Output Capacitance		860			$V_{GS} = 0V, V_{DS} = 1.0V, f = 1.0MHz$
C <sub>oss</sub>	Output Capacitance		190			$V_{GS} = 0V$ , $V_{DS} = 44V$ , $f = 1.0MHz$
C <sub>oss</sub> eff.	Effective Output Capacitance		310			$V_{GS} = 0V$ , $V_{DS} = 0V$ to 44V

#### **Diode Characteristics**

	Parameter	Min.	Тур.	Max.	Units	Conditions
I <sub>S</sub>	Continuous Source Current			51		MOSFET symbol
	(Body Diode)				Α	showing the
I <sub>SM</sub>	Pulsed Source Current			200		integral reverse
	(Body Diode) ①					p-n junction diode.
$V_{SD}$	Diode Forward Voltage			1.3	٧	$T_J = 25^{\circ}C$ , $I_S = 31A$ , $V_{GS} = 0V$ ④
t <sub>rr</sub>	Reverse Recovery Time		21	31	ns	$T_J = 25^{\circ}C$ , $I_F = 31A$ , $V_{DD} = 28V$
$Q_{rr}$	Reverse Recovery Charge		16	24	nC	di/dt = 100A/μs ④
t <sub>on</sub>	Forward Turn-On Time	Intrinsio	turn-or	time is	negligibl	e (turn-on is dominated by LS+LD)

#### Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11).
- ② Limited by  $T_{Jmax}$ , starting  $T_J$  = 25°C, L =0.13mH,  $R_G$  = 25 $\Omega$ ,  $I_{AS}$  = 31A,  $V_{GS}$  =10V. Part not recommended for use above this value.
- $\label{eq:loss} \begin{array}{l} \text{ } \exists \ \ I_{SD} \leq 31A, \ di/dt \leq 1070A/\mu s, \ V_{DD} \leq V_{(BR)DSS}, \\ T_{J} \leq 175^{\circ}C. \end{array}$
- 4 Pulse width  $\leq$  1.0ms; duty cycle  $\leq$  2%.
- $^{\circ}$  C<sub>oss</sub> eff. is a fixed capacitance that gives the same charging time as C<sub>oss</sub> while V<sub>DS</sub> is rising from 0 to 80% V<sub>DSS</sub> .
- $\mbox{\@ifnextcoloredge}$  Limited by  $T_{\mbox{\@ifnextcoloredge} Jmax}$  , see Fig.12a, 12b, 15, 16 for typical repetitive avalanche performance.
- This value determined from sample failure population. 100% tested to this value in production.
- This is applied to D<sup>2</sup>Pak, when mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994.

# International TOR Rectifier

# IRFZ46Z/S/LPbF




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics






Fig 4. Typical Forward Transconductance vs. Drain Current


# International TOR Rectifier



**Fig 5.** Typical Capacitance vs. Drain-to-Source Voltage



**Fig 6.** Typical Gate Charge vs. Gate-to-Source Voltage



**Fig 7.** Typical Source-Drain Diode Forward Voltage





Fig 8. Maximum Safe Operating Area



2.5 | T<sub>D</sub> = 31A | V<sub>GS</sub> = 10V | V<sub>GS</sub> = 10V | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 | 1

**Fig 9.** Maximum Drain Current vs. Case Temperature

**Fig 10.** Normalized On-Resistance vs. Temperature




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. | Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform





Fig 13b. Gate Charge Test Circuit



**Fig 12c.** Maximum Avalanche Energy vs. Drain Current




Fig 14. Threshold Voltage vs. Temperature

#### International IOR Rectifier

## IRFZ46Z/S/LPbF




Fig 15. Typical Avalanche Current vs. Pulsewidth




Fig 16. Maximum Avalanche Energy vs. Temperature

#### Notes on Repetitive Avalanche Curves, Figures 15, 16: (For further info, see AN-1005 at www.irf.com)

- 1. Avalanche failures assumption: Purely a thermal phenomenon and failure occurs at a temperature far in excess of  $T_{\text{jmax}}$ . This is validated for every part type.
- 2. Safe operation in Avalanche is allowed as long  $asT_{jmax}$  is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 12a, 12b.
- 4. P<sub>D (ave)</sub> = Average power dissipation per single avalanche pulse.
- 5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I<sub>av</sub> = Allowable avalanche current.
- 7.  $\Delta T$  = Allowable rise in junction temperature, not to exceed T<sub>imax</sub> (assumed as 25°C in Figure 15, 16).  $t_{av}$  = Average time in avalanche.

D = Duty cycle in avalanche =  $t_{av} \cdot f$ 

 $Z_{thJC}(D, t_{av})$  = Transient thermal resistance, see figure 11)

$$\begin{split} P_{D~(ave)} &= 1/2~(~1.3 \cdot BV \cdot I_{aV}) = \triangle T/~Z_{thJC} \\ I_{av} &= 2\triangle T/~[1.3 \cdot BV \cdot Z_{th}] \\ E_{AS~(AR)} &= P_{D~(ave)} \cdot t_{av} \end{split}$$

# International **IOR** Rectifier




Fig 17. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 18a. Switching Time Test Circuit





Fig 18b. Switching Time Waveforms


#### International TOR Rectifier

# IRFZ46Z/S/LPbF

# TO-220AB Package Outline

Dimensions are shown in millimeters (inches)





- SI

  DIRENSIONNO AND TOLERANCING PER ASIE Y14.5 M- 1994.
  DIRENSIONS ARE SHOWN IN INCHES [MILLINETERS].
  LEAD DIMENSIONS AND FINSH INCONTROLLED IN LI.
  DIRENSION D. & E. DO. NOT INCLUDE WOLD FLASH. MOLD FLASH
  SHALL NOT EXCEPD. 005" (0.127) PER SIDE. THESE DIMENSIONS ARE
  MEASURED AT THE OUTERWIST EXTREMES OF THE PLASTIC BODY.
  CONTROLLING DIMENSION. INCHES.

  THERMAL PRO FORMORE WITHOUT AND INCOME.
  DIRENSION BLE AL PREPAY TO BESE WITHOUT ONLY.
  CONTROLLING DIMENSION. INCHES.

  THERMAL PRO FORMORE AT ZONE WHERE STAMPING
  AND CONTROLLING REPORT A ZONE WHERE STAMPING
  AND CONTROLLING REPORT A ZONE WHERE STAMPING

DIMEN	SIUIY	CZ	v .	11	DCL INC	~	LUNC	- 1	UEKE	SIMME
AND	SINC	JLAT	ION	IF	REGULA	RIT	ES A	RE	ALLO	WED.

HEXFET
1 GATE 2 DRAIN 3 SOURCE
IGBTs, CoPACK
1 GATE 2 Collector 3 E <b>v</b> itter
DIODES
1 ANODE/OPEN 2 CATHODE 3 ANODE


SYMBOL	MILLIM	MILLIMETERS INCHES			
	MIN.	MAX,	MIN.	MAX.	NOTES
A	3,56	4.82	.140	.190	
A1	0.51	1.40	.020	.055	
A2	2,04	2.92	.080	J115	
b	0.38	1,01	.015	.040	
ь1	0.38	0.96	.015	.038	5
b2	1,15	1,77	.045	.070	
ь3	1,15	1,73	.045	.068	
c	0.36	0.61	.014	.024	
c1	0.36	0,56	.014	.022	5
D	14,22	16.51	.560	.650	4
D1	8.38	9.02	.330	.355	
D2	12.19	12.88	.480	.507	7
E	9.66	10.66	.380	.420	4,7
E1	8.38	8.89	.330	.350	7
e	2,54	BSC	.100 .200	BSC BSC	
e1	5,	08	.200	BSC	
Н1	5,85	6,55	.230	.270	7,8
L	12.70	14,73	.500	.580	
L1	-	6,35	-	.250	3
øP	3.54	4.08	.139	.161	
Q	2,54	3,42	.100	.135	
ø	90	-93	90	-93*	
I	l		ll .		1 1

### TO-220AB Part Marking Information

EXAMPLE: THIS IS AN IRF1010 LOT CODE 1789

> ASSEMBLED ON WW 19, 2000 IN THE ASSEMBLY LINE "C"

Note: "P" in assembly line position indicates "Lead-Free"




- 1. For an Automotive Qualified version of this part please seehttp://www.irf.com/product-info/auto/
- 2. For the most current drawing please refer to IR website at http://www.irf.com/package/


# International TOR Rectifier

## D<sup>2</sup>Pak (TO-263AB) Package Outline


Dimensions are shown in millimeters (inches)



NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES],
DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.
THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.
5 DIMENSION 61 AND c1 APPLY TO BASE METAL ONLY.
6. DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
7. CONTROLLING DIMENSION: INCH.
8. OUTLINE CONFORMS TO JEDEC OUTLINE TO-263AB.



# D<sup>2</sup>Pak (TO-263AB) Part Marking Information



#### Notes:


- 1. For an Automotive Qualified version of this part please see http://www.irf.com/product-info/auto/
- 2. For the most current drawing please refer to IR website at <a href="http://www.irf.com/package/">http://www.irf.com/package/</a>

#### International TOR Rectifier

# IRFZ46Z/S/LPbF

### TO-262 Package Outline

Dimensions are shown in millimeters (inches)



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
- 3) DIMENSION D & E DO NOT INCLUDE MOLD FLASH, MOLD FLASH SHALL NOT EXCEED 0.127 [.005\*] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.
- THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.
- 5. DIMENSION 61 AND c1 APPLY TO BASE METAL ONLY,
- 6. CONTROLLING DIMENSION: INCH.
- 7.- OUTLINE CONFORM TO JEDEC TO-262 EXCEPT A1(max.), b(min.) AND D1(min.) WHERE DIMENSIONS DERIVED THE ACTUAL PACKAGE OUTLINE.

S Y M		2			
B	MILLIM	ETERS	INC	HES	N O T E S
0 L	MIN.	MAX.	MIN.	MAX.	Š
Α	4.06	4,83	.160	.190	
A1	2.03	3,02	.080	.119	
b	0.51	0.99	.020	.039	
ь1	0.51	0.89	.020	.035	5
ь2	1.14	1.78	.045	.070	
ь3	1,14	1.73	.045	.068	5
С	0.38	0.74	.015	.029	
c1	0.38	0.58	.015	.023	5
c2	1.14	1.65	.045	.065	
D	8,38	9,65	.330	.380	3
D1	6.86	-	.270	-	4
E	9,65	10.67	.380	.420	3,4
E1	6.22	-	.245		4
e	2.54	BSC	.100	BSC	
L	13,46	14,10	.530	,555	
L1	-	1,65	-	.065	4
L2	3.56	3,71	.140	.146	

#### LEAD ASSIGNMENTS


#### HEXFET

- 1.- GATE 2.- DRAIN 3.- SOURCE 4.- DRAIN

#### IGBTs, CoPACK

- 1.- GATE 2.- COLLECTOR 3.- EMITTER 4.- COLLECTOR

## TO-262 Part Marking Information



#### Notes:


- 1. For an Automotive Qualified version of this part please seehttp://www.irf.com/product-info/auto/
- 2. For the most current drawing please refer to IR website at http://www.irf.com/package/


International

TOR Rectifier

# D<sup>2</sup>Pak Tape & Reel Information

Dimensions are shown in millimeters (inches)





Data and specifications subject to change without notice. This product has been designed and qualified for the Industrial market.

Qualification Standards can be found on IR's Web site.

# International Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information. 09/2010

#### IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.