## Micron Serial NOR Flash Memory

## 3V, Multiple I/O, 4KB Sector Erase N25Q064A

## Features

- SPI-compatible serial bus interface
- 108 MHz (MAX) clock frequency
- 2.7-3.6V single supply voltage
- Dual/quad I/O instruction provides increased throughput up to 432 MHz
- Supported protocols
- Extended SPI, dual I/O, and quad I/O
- Execute-in-place (XIP) mode for all three protocols
- Configurable via volatile or nonvolatile registers
- Enables memory to work in XIP mode directly after power-on
- PROGRAM/ERASE SUSPEND operations
- Continuous read of entire memory via a single command
- Fast read
- Quad or dual output fast read
- Quad or dual I/O fast read
- Flexible to fit application
- Configurable number of dummy cycles
- Output buffer configurable
- 64-byte, user-lockable, one-time programmable (OTP) dedicated area
- Erase capability
- Subsector erase 4KB uniform granularity blocks
- Sector erase 64KB uniform granularity blocks
- Full-chip erase
- Write protection
- Software write protection applicable to every 64 KB sector via volatile lock bit
- Hardware write protection: protected area size defined by five nonvolatile bits (BP0, BP1, BP2, BP3, and TB)
- Additional smart protections, available upon request
- Electronic signature
- JEDEC-standard 2-byte signature (BA17h)
- Unique ID code (UID): 17 read-only bytes, including:
- Two additional extended device ID (EDID) bytes to identify device factory options
- Customized factory data (14 bytes)
- Minimum 100,000 ERASE cycles per sector
- More than 20 years data retention
- Packages JEDEC standard, all RoHS compliant
- F6 = V-PDFN-8 6mm x 5mm (MLP8 6mm x 5mm)
- F8 = V-PDFN-8 8mm x6mm (MLP8 8mm x 6mm)
- $12=$ T-PBGA-24b05 $6 \mathrm{~mm} \times 8 \mathrm{~mm}$
- $14=$ T-PBGA-24b05 $6 \mathrm{~mm} \times 8 \mathrm{~mm}, 4 \times 6$ ball array
- SF = SOP2-16 300 mils body width (SO16W)
- SE = SOP2-8 208 mils body width (SO8W)
- 53 = XF-SCSP-8/2.93mm x 3.5 mm (XFCSP)
Contents
Important Notes and Warnings ..... 6
Device Description ..... 7
Features ..... 7
Operating Protocols ..... 7
XIP Mode ..... 7
Device Configurability ..... 8
Signal Assignments ..... 9
Signal Descriptions ..... 12
Memory Organization ..... 14
Memory Configuration and Block Diagram ..... 14
Memory Map - 64Mb Density ..... 15
Device Protection ..... 16
Serial Peripheral Interface Modes ..... 18
SPI Protocols ..... 20
Nonvolatile and Volatile Registers ..... 21
Status Register ..... 22
Nonvolatile and Volatile Configuration Registers ..... 23
Enhanced Volatile Configuration Register ..... 25
Flag Status Register ..... 26
Command Definitions ..... 28
READ REGISTER and WRITE REGISTER Operations ..... 30
READ STATUS REGISTER or FLAG STATUS REGISTER Command ..... 30
READ NONVOLATILE CONFIGURATION REGISTER Command ..... 30
READ VOLATILE or ENHANCED VOLATILE CONFIGURATION REGISTER Command ..... 31
WRITE STATUS REGISTER Command ..... 31
WRITE NONVOLATILE CONFIGURATION REGISTER Command ..... 32
WRITE VOLATILE or ENHANCED VOLATILE CONFIGURATION REGISTER Command ..... 32
READ LOCK REGISTER Command ..... 33
WRITE LOCK REGISTER Command ..... 34
CLEAR FLAG STATUS REGISTER Command ..... 35
READ IDENTIFICATION Operations ..... 36
READ ID and MULTIPLE I/O READ ID Commands ..... 36
READ SERIAL FLASH DISCOVERY PARAMETER Command ..... 37
READ MEMORY Operations ..... 40
PROGRAM Operations ..... 44
WRITE Operations ..... 48
WRITE ENABLE Command ..... 48
WRITE DISABLE Command ..... 48
ERASE Operations ..... 50
SUBSECTOR ERASE Command ..... 50
SECTOR ERASE Command ..... 50
BULK ERASE Command ..... 51
PROGRAM/ERASE SUSPEND Command ..... 52
PROGRAM/ERASE RESUME Command ..... 54
ONE TIME PROGRAMMABLE Operations ..... 55
READ OTP ARRAY Command ..... 55
PROGRAM OTP ARRAY Command ..... 55
XIP Mode ..... 57
Activate or Terminate XIP Using Volatile Configuration Register ..... 57
Activate or Terminate XIP Using Nonvolatile Configuration Register ..... 57
Confirmation Bit Settings Required to Activate or Terminate XIP ..... 58
Terminating XIP After a Controller and Memory Reset ..... 59
Power-Up and Power-Down ..... 60
Power-Up and Power-Down Requirements ..... 60
Power Loss Rescue Sequence ..... 61
AC Reset Specifications ..... 62
Program and Erase Suspend Specifications ..... 66
Absolute Ratings and Operating Conditions ..... 67
DC Characteristics and Operating Conditions ..... 69
AC Characteristics and Operating Conditions ..... 70
Package Dimensions ..... 72
Part Number Ordering Information ..... 79
Revision History ..... 81
Rev. O-02/2018 ..... 81
Rev. N-10/2014 ..... 81
Rev. M-01/2014 ..... 81
Rev. L- 10/2013 ..... 81
Rev. K - 08/2013 ..... 81
Rev. J - 01/2013 ..... 81
Rev. I- 10/2012 ..... 81
Rev. H-07/2012 ..... 81
Rev. G-06/2012 ..... 81
Rev. F, Production - 10/2011 ..... 81
Rev. E, Production - 07/2011 ..... 81
Rev. D-01/2011 ..... 82
Rev. C - 11/2010 ..... 82
Rev. B - 10/2010 ..... 82
Rev. A - 05/2010 ..... 82
List of Figures
Figure 1: Logic Diagram ..... 8
Figure 2: 8-Pin, VDFPN8 - MLP8 and SOP2 - SO8W (Top View) ..... 9
Figure 3: 16-Pin, Plastic Small Outline - SO16 (Top View) ..... 9
Figure 4: 24-Ball TBGA , $5 \times 5$ (Balls Down) ..... 10
Figure 5: 24-Ball TBGA, $4 \times 6$ (Balls Down) ..... 10
Figure 6: 12-Ball XF-SCSP, $4 \times 6$ (Balls Down) ..... 11
Figure 7: Block Diagram ..... 14
Figure 8: Bus Master and Memory Devices on the SPI Bus ..... 19
Figure 9: SPI Modes ..... 19
Figure 10: Internal Configuration Register ..... 21
Figure 11: READ REGISTER Command ..... 30
Figure 12: WRITE REGISTER Command ..... 32
Figure 13: READ LOCK REGISTER Command ..... 34
Figure 14: WRITE LOCK REGISTER Command ..... 35
Figure 15: READ ID and MULTIPLE I/O Read ID Commands ..... 37
Figure 16: READ Command ..... 41
Figure 17: FAST READ Command ..... 41
Figure 18: DUAL OUTPUT FAST READ ..... 42
Figure 19: DUAL INPUT/OUTPUT FAST READ Command ..... 42
Figure 20: QUAD OUTPUT FAST READ Command ..... 43
Figure 21: QUAD INPUT/OUTPUT FAST READ Command ..... 43
Figure 22: PAGE PROGRAM Command ..... 45
Figure 23: DUAL INPUT FAST PROGRAM Command ..... 45
Figure 24: EXTENDED DUAL INPUT FAST PROGRAM Command ..... 46
Figure 25: QUAD INPUT FAST PROGRAM Command ..... 46
Figure 26: EXTENDED QUAD INPUT FAST PROGRAM Command ..... 47
Figure 27: WRITE ENABLE and WRITE DISABLE Command Sequence ..... 49
Figure 28: SUBSECTOR and SECTOR ERASE Command ..... 51
Figure 29: BULK ERASE Command ..... 52
Figure 30: READ OTP Command ..... 55
Figure 31: PROGRAM OTP Command ..... 56
Figure 32: XIP Mode Directly After Power-On ..... 58
Figure 33: Power-Up Timing ..... 60
Figure 34: Reset AC Timing During PROGRAM or ERASE Cycle ..... 63
Figure 35: Serial Input Timing ..... 63
Figure 36: Write Protect Setup and Hold During WRITE STATUS REGISTER Operation (SRWD = 1) ..... 64
Figure 37: Hold Timing ..... 64
Figure 38: Output Timing ..... 65
Figure 39: V ${ }_{\text {PPH }}$ Timing ..... 65
Figure 40: AC Timing Input/Output Reference Levels ..... 68
Figure 41: V-PDFN-8 6mm x 5mm (MLP8) - Package Code: F6 ..... 72
Figure 42: V-PDFN-8 8mm x 6mm (MLP8) - Package Code: F8 ..... 73
Figure 43: T-PBGA-24b05 6mm x 8mm - Package Code: 12 ..... 74
Figure 44: T-PBGA-24b05 6mm x 8mm - Package Code: 14 ..... 75
Figure 45: SOP2-16 (300 mils body width) - Package Code: SF ..... 76
Figure 46: SOP2-8 (208 mils body width) - Package Code: SE ..... 77
Figure 47: XF-SCSP-8/2.93mm x 3.5mm - Package Code: 53 ..... 78
List of Tables
Table 1: Signal Descriptions ..... 12
Table 2: Sectors[127:0] ..... 15
Table 3: Data Protection using Device Protocols ..... 16
Table 4: Memory Sector Protection Truth Table ..... 16
Table 5: Protected Area Sizes - Upper Area ..... 16
Table 6: Protected Area Sizes - Lower Area ..... 17
Table 7: SPI Modes ..... 18
Table 8: Extended, Dual, and Quad SPI Protocols ..... 20
Table 9: Status Register Bit Definitions ..... 22
Table 10: Nonvolatile Configuration Register Bit Definitions ..... 23
Table 11: Volatile Configuration Register Bit Definitions ..... 24
Table 12: Sequence of Bytes During Wrap ..... 25
Table 13: Supported Clock Frequencies ..... 25
Table 14: Enhanced Volatile Configuration Register Bit Definitions ..... 25
Table 15: Flag Status Register Bit Definitions ..... 26
Table 16: Command Set ..... 28
Table 17: Lock Register ..... 33
Table 18: Data/Address Lines for READ ID and MULTIPLE I/O READ ID Commands ..... 36
Table 19: Read ID Data Out ..... 36
Table 20: Extended Device ID, First Byte ..... 36
Table 21: Serial Flash Discovery Parameter - Header Structure ..... 38
Table 22: Parameter ID ..... 38
Table 23: Command/Address/Data Lines for READ MEMORY Commands ..... 40
Table 24: Data/Address Lines for PROGRAM Commands ..... 44
Table 25: Operations Allowed/Disallowed During Device States ..... 53
Table 26: OTP Control Byte (Byte 64) ..... 56
Table 27: XIP Confirmation Bit ..... 58
Table 28: Effects of Running XIP in Different Protocols ..... 58
Table 29: Power-Up Timing and $V_{\text {WI }}$ Threshold ..... 61
Table 30: AC RESET Conditions ..... 62
Table 31: Suspend Parameters ..... 66
Table 32: Absolute Ratings ..... 67
Table 33: Operating Conditions ..... 67
Table 34: Input/Output Capacitance ..... 67
Table 35: AC Timing Input/Output Conditions ..... 68
Table 36: DC Current Characteristics and Operating Conditions ..... 69
Table 37: DC Voltage Characteristics and Operating Conditions ..... 69
Table 38: AC Characteristics and Operating Conditions ..... 70
Table 39: Part Number Information ..... 79
Table 40: Package Details ..... 80


## Important Notes and Warnings

Micron Technology, Inc. ("Micron") reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions. This document supersedes and replaces all information supplied prior to the publication hereof. You may not rely on any information set forth in this document if you obtain the product described herein from any unauthorized distributor or other source not authorized by Micron.
Automotive Applications. Products are not designed or intended for use in automotive applications unless specifically designated by Micron as automotive-grade by their respective data sheets. Distributor and customer/distributor shall assume the sole risk and liability for and shall indemnify and hold Micron harmless against all claims, costs, damages, and expenses and reasonable attorneys' fees arising out of, directly or indirectly, any claim of product liability, personal injury, death, or property damage resulting directly or indirectly from any use of non-automotive-grade products in automotive applications. Customer/distributor shall ensure that the terms and conditions of sale between customer/distributor and any customer of distributor/customer (1) state that Micron products are not designed or intended for use in automotive applications unless specifically designated by Micron as automotive-grade by their respective data sheets and (2) require such customer of distributor/customer to indemnify and hold Micron harmless against all claims, costs, damages, and expenses and reasonable attorneys' fees arising out of, directly or indirectly, any claim of product liability, personal injury, death, or property damage resulting from any use of non-automotive-grade products in automotive applications.

Critical Applications. Products are not authorized for use in applications in which failure of the Micron component could result, directly or indirectly in death, personal injury, or severe property or environmental damage ("Critical Applications"). Customer must protect against death, personal injury, and severe property and environmental damage by incorporating safety design measures into customer's applications to ensure that failure of the Micron component will not result in such harms. Should customer or distributor purchase, use, or sell any Micron component for any critical application, customer and distributor shall indemnify and hold harmless Micron and its subsidiaries, subcontractors, and affiliates and the directors, officers, and employees of each against all claims, costs, damages, and expenses and reasonable attorneys' fees arising out of, directly or indirectly, any claim of product liability, personal injury, or death arising in any way out of such critical application, whether or not Micron or its subsidiaries, subcontractors, or affiliates were negligent in the design, manufacture, or warning of the Micron product.

Customer Responsibility. Customers are responsible for the design, manufacture, and operation of their systems, applications, and products using Micron products. ALL SEMICONDUCTOR PRODUCTS HAVE INHERENT FAILURE RATES AND LIMITED USEFUL LIVES. IT IS THE CUSTOMER'S SOLE RESPONSIBILITY TO DETERMINE WHETHER THE MICRON PRODUCT IS SUITABLE AND FIT FOR THE CUSTOMER'S SYSTEM, APPLICATION, OR PRODUCT. Customers must ensure that adequate design, manufacturing, and operating safeguards are included in customer's applications and products to eliminate the risk that personal injury, death, or severe property or environmental damages will result from failure of any semiconductor component.
Limited Warranty. In no event shall Micron be liable for any indirect, incidental, punitive, special or consequential damages (including without limitation lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort, warranty, breach of contract or other legal theory, unless explicitly stated in a written agreement executed by Micron's duly authorized representative.

## Device Description

The N25Q is the first high-performance multiple input/output serial Flash memory device manufactured on 65 nm NOR technology. It features execute-in-place (XIP) functionality, advanced write protection mechanisms, and a high-speed SPI-compatible bus interface. The innovative, high-performance, dual and quad input/output instructions enable double or quadruple the transfer bandwidth for READ and PROGRAM operations.

## Features

The memory is organized as $128(64 \mathrm{~KB})$ main sectors that are further divided into 16 subsectors each (2048 subsectors in total). The memory can be erased one 4 KB subsector at a time, 64 KB sectors at a time, or as a whole.

The memory can be write protected by software through volatile and nonvolatile protection features, depending on the application needs. The protection granularity is of 64 KB (sector granularity) for volatile protections
The device has 64 one-time programmable (OTP) bytes that can be read and programmed with the READ OTP and PROGRAM OTP commands. These 64 bytes can also be permanently locked with a PROGRAM OTP command.

The device also has the ability to pause and resume PROGRAM and ERASE cycles by using dedicated PROGRAM/ERASE SUSPEND and RESUME instructions.

## Operating Protocols

The memory can be operated with three different protocols:

- Extended SPI (standard SPI protocol upgraded with dual and quad operations)
- Dual I/O SPI
- Quad I/O SPI

The standard SPI protocol is extended and enhanced by dual and quad operations. In addition, the dual SPI and quad SPI protocols improve the data access time and throughput of a single I/O device by transmitting commands, addresses, and data across two or four data lines.

## XIP Mode

XIP mode requires only an address (no instruction) to output data, improving random access time and eliminating the need to shadow code onto RAM for fast execution.

All protocols support XIP operation. For flexibility, multiple XIP entry and exit methods are available. For applications that must enter XIP mode immediately after powering up, XIP mode can be set as the default mode through the nonvolatile configuration register bits.

## Device Configurability

The N25Q family offers additional features that are configured through the nonvolatile configuration register for default and/or nonvolatile settings. Volatile settings can be configured through the volatile and volatile-enhanced configuration registers. These configurable features include the following:

- Number of dummy cycles for the fast READ commands
- Output buffer impedance
- SPI protocol types (extended SPI, DIO-SPI, or QIO-SPI)
- Required XIP mode
- Enabling/disabling HOLD (RESET function)
- Enabling/disabling wrap mode

Figure 1: Logic Diagram


Note: 1. Reset functionality is available in devices with a dedicated part number. See Part Number Ordering Information for more details.

## Signal Assignments

Figure 2: 8-Pin, VDFPN8 - MLP8 and SOP2 - SO8W (Top View)


Notes: 1. On the underside of the MLP8 package, there is an exposed central pad that is pulled internally to $\mathrm{V}_{\mathrm{SS}}$ and must not be connected to any other voltage or signal line on the PCB.
2. Reset functionality is available in devices with a dedicated part number. See Part Number Ordering Information for complete package names and details.

Figure 3: 16-Pin, Plastic Small Outline - SO16 (Top View)


Note: 1. Reset functionality is available in devices with a dedicated part number. See Part Number Ordering Information for complete package names and details.

Figure 4: 24-Ball TBGA, $5 \times 5$ (Balls Down)


Note: 1. See Part Number Ordering Information for complete package names and details.

Figure 5: 24-Ball TBGA, $4 \times 6$ (Balls Down)


Note: 1. See Part Number Ordering Information for complete package names and details.

Figure 6: 12-Ball XF-SCSP, $4 \times 6$ (Balls Down)


Note: 1. See Part Number Ordering Information for complete package names and details.

## Signal Descriptions

The signal description table below is a comprehensive list of signals for the N25 family devices. All signals listed may not be supported on this device. See Signal Assignments for information specific to this device.

Table 1: Signal Descriptions

| Symbol | Type | Description |
| :---: | :---: | :---: |
| C | Input | Clock: Provides the timing of the serial interface. Commands, addresses, or data present at serial data inputs are latched on the rising edge of the clock. Data is shifted out on the falling edge of the clock. |
| S\# | Input | Chip select: When S\# is HIGH, the device is deselected and DQ1 is at High-Z. When in extended SPI mode, with the device deselected, DQ1 is tri-stated. Unless an internal PROGRAM, ERASE, or WRITE STATUS REGISTER cycle is in progress, the device enters standby power mode (not deep power-down mode). Driving S\# LOW enables the device, placing it in the active power mode. After power-up, a falling edge on S\# is required prior to the start of any command. |
| DQ0 | Input and I/O | Serial data: Transfers data serially into the device. It receives command codes, addresses, and the data to be programmed. Values are latched on the rising edge of the clock. DQ0 is used for input/output during the following operations: DUAL OUTPUT FAST READ, QUAD OUTPUT FAST READ, DUAL INPUT/OUTPUT FAST READ, and QUAD INPUT/OUTPUT FAST READ. When used for output, data is shifted out on the falling edge of the clock. <br> In DIO-SPI, DQ0 always acts as an input/output. <br> In QIO-SPI, DQ0 always acts as an input/output, with the exception of the PROGRAM or ERASE cycle performed with $\mathrm{V}_{\mathrm{PP}}$. The device temporarily enters the extended SPI protocol and then returns to QIO-SPI as soon as VPP goes LOW. |
| DQ1 | Output and I/O | Serial data:Transfers data serially out of the device. Data is shifted out on the falling edge of the clock. DQ1 is used for input/output during the following operations: DUAL INPUT FAST PROGRAM, QUAD INPUT FAST PROGRAM, DUAL INPUT EXTENDED FAST PROGRAM, and QUAD INPUT EXTENDED FAST PROGRAM. When used for input, data is latched on the rising edge of the clock. <br> In DIO-SPI, DQ1 always acts as an input/output. <br> In QIO-SPI, DQ1 always acts as an input/output, with the exception of the PROGRAM or ERASE cycle performed with the enhanced program supply voltage ( $\mathrm{V}_{\mathrm{PP}}$ ). In this case the device temporarily enters the extended SPI protocol and then returns to QIO-SPI as soon as VPP goes LOW. |
| DQ2 | Input and I/O | DQ2: When in QIO-SPI mode or in extended SPI mode using QUAD FAST READ commands, the signal functions as DQ2, providing input/output. <br> All data input drivers are always enabled except when used as an output. Micron recommends customers drive the data signals normally (to avoid unnecessary switching current) and float the signals before the memory device drives data on them. |
| DQ3 | Input and I/O | DQ3: When in quad SPI mode or in extended SPI mode using quad FAST READ commands, the signal functions as DQ3, providing input/output. HOLD\# is disabled and RESET\# is disabled if the device is selected. |
| RESET\# | Control Input | RESET: This is a hardware RESET\# signal. When RESET\# is driven HIGH, the memory is in the normal operating mode. When RESET\# is driven LOW, the memory enters reset mode and output is High-Z. If RESET\# is driven LOW while an internal WRITE, PROGRAM, or ERASE operation is in progress, data may be lost. |

Table 1: Signal Descriptions (Continued)

| Symbol | Type | Description |
| :---: | :---: | :---: |
| HOLD\# | Control Input | HOLD: Pauses any serial communications with the device without deselecting the device. DQ1 (output) is High-Z. DQ0 (input) and the clock are "Don't Care." To enable HOLD, the device must be selected with S\# driven LOW. <br> HOLD\# is used for input/output during the following operations: QUAD OUTPUT FAST READ, QUAD INPUT/OUTPUT FAST READ, QUAD INPUT FAST PROGRAM, and QUAD INPUT EXTENDED FAST PROGRAM. <br> In QIO-SPI, HOLD\# acts as an I/O (DQ3 functionality), and the HOLD\# functionality is disabled when the device is selected. When the device is deselected (S\# is HIGH) in parts with RESET\# functionality, it is possible to reset the device unless this functionality is not disabled by means of dedicated registers bits. <br> The HOLD\# functionality can be disabled using bit 4 of the NVCR or bit 4 of the VECR. |
| W\# | Control Input | Write protect: W\# can be used as a protection control input or in QIO-SPI operations. When in extended SPI with single or dual commands, the WRITE PROTECT function is selectable by the voltage range applied to the signal. If voltage range is low ( 0 V to $\mathrm{V}_{\mathrm{CC}}$ ), the signal acts as a write protection control input. The memory size protected against PROGRAM or ERASE operations is locked as specified in the status register block protect bits 3:0. W\# is used as an input/output (DQ2 functionality) during QUAD INPUT FAST READ and QUAD INPUT/OUTPUT FAST READ operations and in QIO-SPI. |
| $\mathrm{V}_{\text {PP }}$ | Power | Supply voltage: If $\mathrm{V}_{\mathrm{PP}}$ is in the voltage range of $\mathrm{V}_{\mathrm{PPH}}$, the signal acts as an additional power supply, as defined in the AC Measurement Conditions table. <br> During QIFP, QIEFP, and QIO-SPI PROGRAM/ERASE operations, it is possible to use the additional $V_{P P}$ power supply to speed up internal operations. However, to enable this functionality, it is necessary to set bit 3 of the VECR to 0 . <br> In this case, $V_{P P}$ is used as an I/O until the end of the operation. After the last input data is shifted in, the application should apply $V_{P P}$ voltage to $V_{P P}$ within 200 ms to speed up the internal operations. If the $V_{P P}$ voltage is not applied within 200 ms , the PROGRAM/ERASE operations start at standard speed. <br> The default value of VECR bit 3 is 1 , and the VPP functionality for quad I/O modify operations is disabled. |
| $\mathrm{V}_{\text {cc }}$ | Power | Device core power supply: Source voltage. |
| $\mathrm{V}_{\text {SS }}$ | Ground | Ground: Reference for the $\mathrm{V}_{\mathrm{CC}}$ supply voltage. |
| DNU | - | Do not use. |
| NC | - | No connect. |

## Memory Organization

## Memory Configuration and Block Diagram

Each page of memory can be individually programmed. Bits are programmed from one through zero. The device is subsector, sector, or bulk-erasable, but not page-erasable. Bits are erased from zero through one. The memory is configured as $8,388,608$ bytes ( 8 bits each); 128 sectors ( 64 KB each); 2048 subsectors ( 4 KB each); and 37,768 pages ( 256 bytes each); and 64 OTP bytes are located outside the main memory array.

Figure 7: Block Diagram


64Mb, 3V, Multiple I/O Serial Flash Memory Memory Map - 64Mb Density

## Memory Map - 64Mb Density

Table 2: Sectors[127:0]

| Sector | Subsector | Address Range |  |
| :---: | :---: | :---: | :---: |
|  |  | Start | End |
| 127 | 2047 | 007F F000h | 007F FFFFh |
|  | ! | ! | ! |
|  | 2032 | 007F 0000h | 007F 0FFFh |
| ! | ! | : | ! |
| 63 | 1023 | 003F F000h | 003F FFFFh |
|  | ! | : | $\vdots$ |
|  | 1008 | 003F 0000h | 003F 0FFFh |
| : | : | ! | $\vdots$ |
| 0 | 15 | 0000 F000h | 0000 FFFFh |
|  | ! | ! | $\vdots$ |
|  | 0 | 0000 0000h | 0000 OFFFh | Device Protection

## Device Protection

## Table 3: Data Protection using Device Protocols

Note 1 applies to the entire table

| Protection by: | Description |
| :--- | :--- |
| Power-on reset and internal timer | Protects the device against inadvertent data changes while the power supply is out- <br> side the operating specification. |
| Command execution check | Ensures that the number of clock pulses is a multiple of one byte before executing a <br> PROGRAM or ERASE command, or any command that writes to the device registers. |
| WRITE ENABLE operation | Ensures that commands modifying device data must be preceded by a WRITE ENABLE <br> command, which sets the write enable latch bit in the status register. |

Note: 1. Extended, dual, and quad SPI protocol functionality ensures that device data is protected from excessive noise.

## Table 4: Memory Sector Protection Truth Table

Note 1 applies to the entire table

| Sector Lock Register |  |  |
| :---: | :---: | :--- |
| Sector Lock <br> Down Bit | Sector Write Lock <br> Bit |  |
| 0 | 0 | Mector unprotected from PROGRAM and ERASE operations. Protection status re- <br> versible. |
| 0 | 1 | Sector protected from PROGRAM and ERASE operations. Protection status rever- <br> sible. |
| 1 | 0 | Sector unprotected from PROGRAM and ERASE operations. Protection status not <br> reversible except by power cycle or reset. |
| 1 | 1 | Sector protected from PROGRAM and ERASE operations. Protection status not <br> reversible except by power cycle or reset. |

Note: 1. Sector lock register bits are written to when the WRITE LOCK REGISTER command is executed. The command will not execute unless the sector lock down bit is cleared (see the WRITE LOCK REGISTER command).

Table 5: Protected Area Sizes - Upper Area
Note 1 applies to the entire table

| Status Register Content |  |  |  |  | Memory Content |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Top/ <br> Bottom <br> Bit | BP3 | BP2 | BP1 | BPO | Protected Area | Unprotected Area |
| 0 | 0 | 0 | 0 | 0 | None | All sectors |
| 0 | 0 | 0 | 0 | 1 | Upper 128th | Sectors (0 to 126) |
| 0 | 0 | 0 | 1 | 0 | Upper 64th | Sectors (0 to 125) |
| 0 | 0 | 0 | 1 | 1 | Upper 32nd | Sectors (0 to 123) |
| 0 | 0 | 1 | 0 | 0 | Upper 16th | Sectors (0 to119) |
| 0 | 0 | 1 | 0 | 1 | Upper 8th | Sectors (0 to 111) | Device Protection

Table 5: Protected Area Sizes - Upper Area (Continued)
Note 1 applies to the entire table

| Status Register Content |  |  |  |  | Memory Content |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Top/ <br> Bottom <br> Bit | BP3 | BP2 | BP1 | BP0 | Protected Area | Unprotected Area |
| 0 | 0 | 1 | 1 | 0 | Upper quarter | Sectors (0 to 95) |
| 0 | 0 | 1 | 1 | 1 | Upper half | Sectors (0 to 63) |
| 0 | 1 | 0 | 0 | 0 | All sectors | None |
| 0 | 1 | 0 | 0 | 1 | All sectors | None |
| 0 | 1 | 0 | 1 | 0 | All sectors | None |
| 0 | 1 | 0 | 1 | 1 | All sectors | None |
| 0 | 1 | 1 | 0 | 0 | All sectors | None |
| 0 | 1 | 1 | 0 | 1 | All sectors | None |
| 0 | 1 | 1 | 1 | 0 | All sectors | None |
| 0 | 1 | 1 | 1 | 1 | All sectors | None |

Note: 1. See the Status Register for details on the top/bottom bit and the BP 3:0 bits.

Table 6: Protected Area Sizes - Lower Area
Note 1 applies to the entire table

| Status Register Content |  |  |  |  | Memory Content |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Top/ <br> Bottom <br> Bit | BP3 | BP2 | BP1 | BP0 | Protected Area | Unprotected Area |
| 1 | 0 | 0 | 0 | 0 | None | All sectors |
| 1 | 0 | 0 | 0 | 1 | Lower 128th | Sectors (1 to 127) |
| 1 | 0 | 0 | 1 | 0 | Lower 64th | Sectors (2 to 127) |
| 1 | 0 | 0 | 1 | 1 | Lower 32nd | Sectors (4 to 127) |
| 1 | 0 | 1 | 0 | 0 | Lower 16th | Sectors (8 to 127) |
| 1 | 0 | 1 | 0 | 1 | Lower 8th | Sectors (16 to 127) |
| 1 | 0 | 1 | 1 | 0 | Lower quarter | Sectors (32 to 127) |
| 1 | 0 | 1 | 1 | 1 | Lower half | Sectors (64 to 127) |
| 1 | 1 | 0 | 0 | 0 | All sectors | None |
| 1 | 1 | 0 | 0 | 1 | All sectors | None |
| 1 | 1 | 0 | 1 | 0 | All sectors | None |
| 1 | 1 | 0 | 1 | 1 | All sectors | None |
| 1 | 1 | 1 | 0 | 0 | All sectors | None |
| 1 | 1 | 1 | 0 | 1 | All sectors | None |
| 1 | 1 | 1 | 1 | 0 | All sectors | None |
| 1 | 1 | 1 | 1 | 1 | All sectors | None |

Note: 1. See the Status Register for details on the top/bottom bit and the BP 3:0 bits.

## Serial Peripheral Interface Modes

The device can be driven by a microcontroller while its serial peripheral interface is in either of the two modes shown here. The difference between the two modes is the clock polarity when the bus master is in standby mode and not transferring data. Input data is latched in on the rising edge of the clock, and output data is available from the falling edge of the clock.

Table 7: SPI Modes
Note 1 applies to the entire table

| SPI Modes | Clock Polarity |
| :--- | :--- |
| $C P O L=0, C P H A=0$ | $C$ remains at 0 for $(C P O L=0, C P H A=0)$ |
| $C P O L=1, C P H A=1$ | C remains at 1 for $(C P O L=1, C P H A=1)$ |

Note: 1. The listed SPI modes are supported in extended, dual, and quad SPI protocols.
Shown below is an example of three memory devices in extended SPI protocol in a simple connection to an MCU on an SPI bus. Because only one device is selected at a time, that one device drives DQ1, while the other devices are High-Z.

Resistors ensure the device is not selected if the bus master leaves S\# High-Z. The bus master might enter a state in which all input/output is High-Z simultaneously, such as when the bus master is reset. Therefore, the serial clock must be connected to an external pull-down resistor so that S\# is pulled HIGH while the serial clock is pulled LOW. This ensures that S\# and the serial clock are not HIGH simultaneously and that tsHCH is met. The typical resistor value of $100 \mathrm{k} \Omega$, assuming that the time constant $\mathrm{R} \times \mathrm{Cp}(\mathrm{Cp}=$ parasitic capacitance of the bus line), is shorter than the time the bus master leaves the SPI bus in High-Z.
Example: $\mathrm{Cp}=50 \mathrm{pF}$, that is $\mathrm{R} \times \mathrm{Cp}=5 \mu \mathrm{~s}$. The application must ensure that the bus master never leaves the SPI bus High-Z for a time period shorter than $5 \mu \mathrm{~s}$. W\# and HOLD\# should be driven either HIGH or LOW, as appropriate.

Figure 8: Bus Master and Memory Devices on the SPI Bus


Figure 9: SPI Modes

CPOL CPHA


## SPI Protocols

Table 8: Extended, Dual, and Quad SPI Protocols

| Protocol Name | Command Input | Address Input | Data Input/Output | Description |
| :---: | :---: | :---: | :---: | :---: |
| Extended | DQ0 | Multiple DQn lines, depending on the command | Multiple DQn lines, depending on the command | Device default protocol from the factory. Additional commands extend the standard SPI protocol and enable address or data transmission on multiple DQn lines. |
| Dual | DQ[1:0] | DQ[1:0] | DQ[1:0] | Volatile selectable: When the enhanced volatile configuration register bit 6 is set to 0 and bit 7 is set to 1 , the device enters the dual SPI protocol immediately after the WRITE ENHANCED VOLATILE CONFIGURATION REGISTER command. The device returns to the default protocol after the next power-on. In addition, the device can return to default protocol using the rescue sequence or through new WRITE ENHANCED VOLATILE CONFIGURATION REGISTER command, without power-off or power-on. <br> Nonvolatile selectable: When nonvolatile configuration register bit 2 is set, the device enters the dual SPI protocol after the next power-on. Once this register bit is set, the device defaults to the dual SPI protocol after all subsequent power-on sequences until the nonvolatile configuration register bit is reset to 1 . |
| Quad ${ }^{1}$ | DQ[3:0] | DQ[3:0] | DQ[3:0] | Volatile selectable: When the enhanced volatile configuration register bit 7 is set to 0 , the device enters the quad SPI protocol immediately after the WRITE ENHANCED VOLATILE CONFIGURATION REGISTER command. The device returns to the default protocol after the next power-on. In addition, the device can return to default protocol using the rescue sequence or through new WRITE ENHANCED VOLATILE CONFIGURATION REGISTER command, without poweroff or power-on. <br> Nonvolatile selectable: When nonvolatile configuration register bit 3 is set to 0 , the device enters the quad SPI protocol after the next power-on. Once this register bit is set, the device defaults to the quad SPI protocol after all subsequent power-on sequences until the nonvolatile configuration register bit is reset to 1 . |

Note: 1. In quad SPI protocol, all command/address input and data I/O are transmitted on four lines except during a PROGRAM and ERASE cycle performed with Vpp. In this case, the device enters the extended SPI protocol to temporarily allow the application to perform a PROGRAM/ERASE SUSPEND operation or to check the write-in-progress bit in the status register or the program/erase controller bit in the flag status register. Then, when $V_{\text {PP }}$ goes LOW, the device returns to the quad SPI protocol.

Nonvolatile and Volatile Registers

## Nonvolatile and Volatile Registers

The device features the following volatile and nonvolatile registers that users can access to store device parameters and operating configurations:

- Status register
- Nonvolatile and volatile configuration registers
- Enhanced volatile configuration register
- Flag status register
- Lock register

Note: The lock register is defined in READ LOCK REGISTER Command.
In addition to these user-accessible registers, the working condition of memory is set by an internal configuration register that is not directly accessible to users. As shown below, parameters in the internal configuration register are loaded from the nonvolatile configuration register during each device boot phase or power-on reset. In this sense, then, the nonvolatile configuration register contains the default settings of memory.
Also, during the life of an application, each time a WRITE VOLATILE or ENHANCED VOLATILE CONFIGURATION REGISTER command executes to set configuration parameters in these respective registers, these new settings are copied to the internal configuration register. Therefore, memory settings can be changed in real time. However, at the next power-on reset, the memory boots according to the memory settings defined in the nonvolatile configuration register parameters.

Figure 10: Internal Configuration Register


## Status Register

## Table 9: Status Register Bit Definitions

Note 1 applies to entire table

| Bit | Name | Settings | Description | Notes |
| :---: | :---: | :---: | :---: | :---: |
| 7 | Status register write enable/disable | $\begin{aligned} & 0=\text { Enabled } \\ & 1=\text { Disabled } \end{aligned}$ | Nonvolatile bit: Used with the $W / V_{\text {Pp }}$ signal to enable or disable writing to the status register. | 3 |
| 5 | Top/bottom | $\begin{aligned} & 0=\text { Top } \\ & 1=\text { Bottom } \end{aligned}$ | Nonvolatile bit: Determines whether the protected memory area defined by the block protect bits starts from the top or bottom of the memory array. | 4 |
| 6, 4:2 | Block protect 3-0 | See Protected Area Sizes - Upper Area and Lower Area tables in Device Protection | Nonvolatile bit: Defines memory to be software protected against PROGRAM or ERASE operations. When one or more block protect bits is set to 1 , a designated memory area is protected from PROGRAM and ERASE operations. | 4 |
| 1 | Write enable latch | $\begin{aligned} & 0=\text { Cleared (Default) } \\ & 1=\text { Set } \end{aligned}$ | Volatile bit: The device always powers up with this bit cleared to prevent inadvertent WRITE STATUS REGISTER, PROGRAM, or ERASE operations. To enable these operations, the WRITE ENABLE operation must be executed first to set this bit. | 2 |
| 0 | Write in progress | $\begin{aligned} & 0=\text { Ready } \\ & 1=\text { Busy } \end{aligned}$ | Volatile bit: Indicates if one of the following command cycles is in progress: <br> WRITE STATUS REGISTER <br> WRITE NONVOLATILE CONFIGURATION REGISTER <br> PROGRAM <br> ERASE | 2 |

Notes:

1. Bits can be read from or written to using READ STATUS REGISTER or WRITE STATUS REGISTER commands, respectively.
2. Volatile bits are cleared to 0 by a power cycle or reset.
3. The status register write enable/disable bit, combined with the $\mathrm{W} \# / \mathrm{V}_{\mathrm{PP}}$ signal as described in the Signal Descriptions, provides hardware data protection for the device as follows: When the enable/disable bit is set to 1 , and the $\mathrm{W} \# / V_{\text {PP }}$ signal is driven LOW, the status register nonvolatile bits become read-only and the WRITE STATUS REGISTER operation will not execute. The only way to exit this hardware-protected mode is to drive W\#/VPP HIGH.
4. See Protected Area Sizes tables in Device Protection. The BULK ERASE command is executed only if all bits are 0 .

## Nonvolatile and Volatile Configuration Registers

## Table 10: Nonvolatile Configuration Register Bit Definitions

Note 1 applies to entire table

| Bit | Name | Settings | Description | Notes |
| :---: | :---: | :---: | :---: | :---: |
| 15:12 | Number of dummy clock cycles | $\begin{aligned} & 0000 \text { (identical to 1111) } \\ & 0001 \\ & 0010 \\ & \cdot \\ & \cdot \\ & 1101 \\ & 1110 \\ & 1111 \end{aligned}$ | Sets the number of dummy clock cycles subsequent to all FAST READ commands. <br> The default setting targets the maximum allowed frequency and guarantees backward compatibility. | 2, 3 |
| 11:9 | XIP mode at power-on reset | $\begin{aligned} & 000=\text { XIP: Fast Read } \\ & 001 \text { = XIP: Dual Output Fast Read } \\ & 010=\text { XIP: Dual I/O Fast Read } \\ & 011=\text { XIP: Quad Output Fast Read } \\ & 100=\text { XIP: Quad I/O Fast Read } \\ & 101=\text { Reserved } \\ & 110=\text { Reserved } \\ & 111=\text { Disabled (Default) } \end{aligned}$ | Enables the device to operate in the selected XIP mode immediately after power-on reset. |  |
| 8:6 | Output driver strength | $\begin{aligned} & 000=\text { Reserved } \\ & 001=90 \text { Ohms } \\ & 010=60 \text { Ohms } \\ & 011=45 \text { Ohms } \\ & 100=\text { Reserved } \\ & 101=20 \text { Ohms } \\ & 110=15 \text { Ohms } \\ & 111=30 \text { (Default) } \end{aligned}$ | Optimizes impedance at $\mathrm{V}_{\mathrm{CC}} / 2$ output voltage. |  |
| 5 | Reserved | X | "Don't Care." |  |
| 4 | Reset/hold | $\begin{aligned} & 0=\text { Disabled } \\ & 1=\text { Enabled (Default) } \end{aligned}$ | Enables or disables hold or reset. (Available on dedicated part numbers.) |  |
| 3 | Quad I/O protocol | $\begin{aligned} & 0=\text { Enabled } \\ & 1=\text { Disabled (Default, Extended SPI prot- } \\ & \text { cocol) } \end{aligned}$ | Enables or disables quad I/O protocol. | 4 |
| 2 | Dual I/O protocol | $\begin{aligned} & 0=\text { Enabled } \\ & 1=\text { Disabled (Default, Extended SPI pro- } \\ & \text { tocol) } \end{aligned}$ | Enables or disables dual I/O protocol. | 4 |
| 1:0 | Reserved | X | "Don't Care." |  |

Notes: 1. Settings determine device memory configuration after power-on. The device ships from the factory with all bits erased to 1 (FFFFh). The register is read from or written to by READ NONVOLATILE CONFIGURATION REGISTER or WRITE NONVOLATILE CONFIGURATION REGISTER commands, respectively.
2. The 0000 and 1111 settings are identical in that they both define the default state, which is the maximum frequency of ${ }^{f} \mathrm{c}=108 \mathrm{MHz}$. This ensures backward compatibility.
3. If the number of dummy clock cycles is insufficient for the operating frequency, the memory reads wrong data. The number of cycles must be set according to and sufficient

## 64Mb, 3V, Multiple I/O Serial Flash Memory Nonvolatile and Volatile Registers

for the clock frequency, which varies by the type of FAST READ command, as shown in the Supported Clock Frequencies table.
4. If bits 2 and 3 are both set to 0 , the device operates in quad I/O. When bits 2 or 3 are reset to 0 , the device operates in dual I/O or quad I/O respectively, after the next poweron.

Table 11: Volatile Configuration Register Bit Definitions
Note 1 applies to entire table

| Bit | Name | Settings | Description | Notes |
| :---: | :---: | :---: | :---: | :---: |
| 7:4 | Number of dummy clock cycles | 0000 (identical to 1111) 0001 0010 . 1101 1110 1111 | Sets the number of dummy clock cycles subsequent to all FAST READ commands. <br> The default setting targets maximum allowed frequency and guarantees backward compatibility. | 2, 3 |
| 3 | XIP | $\begin{aligned} & 0=\text { Enable } \\ & 1=\text { Disable (default) } \end{aligned}$ | Enables or disables XIP. For device part numbers with the feature digit equal to 2 or 4 , this bit is always "Don't Care," so the device operates in XIP mode without setting this bit. |  |
| 2 | Reserved | X = Default | Ob = Fixed value. |  |
| 1:0 | Wrap | $00=16$-byte boundary aligned | 16-byte wrap: Output data wraps within an aligned 16byte boundary starting from the 3-byte address issued after the command code. | 4 |
|  |  | 01 = 32-byte boundary aligned | 32-byte wrap: Output data wraps within an aligned 32byte boundary starting from the 3-byte address issued after the command code. |  |
|  |  | 10 = 64-byte boundary aligned | 64-byte wrap: Output data wraps within an aligned 64byte boundary starting from the 3-byte address issued after the command code. |  |
|  |  | 11 = sequential (default) | Continuous reading (default): All bytes are read sequentially. |  |

Notes:

1. Settings determine the device memory configuration upon a change of those settings by the WRITE VOLATILE CONFIGURATION REGISTER command. The register is read from or written to by READ VOLATILE CONFIGURATION REGISTER or WRITE VOLATILE CONFIGURATION REGISTER commands respectively.
2. The 0000 and 1111 settings are identical in that they both define the default state, which is the maximum frequency of ${ }^{\mathrm{f}} \mathrm{C}=108 \mathrm{MHz}$. This ensures backward compatibility.
3. If the number of dummy clock cycles is insufficient for the operating frequency, the memory reads wrong data. The number of cycles must be set according to and be sufficient for the clock frequency, which varies by the type of FAST READ command, as shown in the Supported Clock Frequencies table.
4. See the Sequence of Bytes During Wrap table.

Table 12: Sequence of Bytes During Wrap

| Starting Address | 16-Byte Wrap | 32-Byte Wrap | 64-Byte Wrap |
| :---: | :---: | :---: | :---: |
| 0 | $0-1-2-\ldots-15-0-1-\ldots$ | $0-1-2-\ldots-31-0-1-\ldots$ | $0-1-2-\ldots-63-0-1-\ldots$ |
| 1 | $1-2-\ldots-15-0-1-2-\ldots$ | $1-2-\ldots-31-0-1-2-\ldots$ | $1-2-\ldots-63-0-1-2-\ldots$ |
| 15 | $15-0-1-2-3-\ldots-15-0-1-\ldots$ | $15-16-17-\ldots-31-0-1-\ldots$ | $15-16-17-\ldots-63-0-1-\ldots$ |
| 31 | $31-16-17-\ldots-31-16-17-\ldots$ | $31-0-1-2-3-\ldots-31-0-1-\ldots$ | $31-32-33-\ldots-63-0-1-\ldots$ |
| 63 | $63-48-49-\ldots-63-48-49-\ldots$ | $63-32-33-\ldots-63-32-33-\ldots$ | $63-0-1-\ldots-63-0-1-\ldots$ |

Table 13: Supported Clock Frequencies
Note 1 applies to entire table

| Number of Dummy <br> Clock Cycles | FAST READ | DUAL OUTPUT <br> FAST READ | DUAL I/O FAST <br> READ | QUAD OUTPUT <br> FAST READ | QUAD I/O FAST <br> READ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 54 | 50 | 39 | 43 | 20 |
| 2 | 95 | 85 | 59 | 56 | 39 |
| 3 | 105 | 95 | 75 | 70 | 49 |
| 4 | 108 | 105 | 88 | 83 | 59 |
| 5 | 108 | 108 | 94 | 94 | 69 |
| 6 | 108 | 108 | 105 | 105 | 78 |
| 7 | 108 | 108 | 108 | 108 | 86 |
| 8 | 108 | 108 | 108 | 108 | 95 |
| 9 | 108 | 108 | 108 | 108 | 105 |
| 10 | 108 | 108 | 108 | 108 | 108 |

Note: 1. Values are guaranteed by characterization and not $100 \%$ tested in production.

## Enhanced Volatile Configuration Register

Table 14: Enhanced Volatile Configuration Register Bit Definitions
Note 1 applies to entire table

| Bit | Name | Settings | Description | Notes |
| :---: | :--- | :--- | :--- | :---: |
| 7 | Quad I/O protocol | $0=$ Enabled <br> $1=$ Disabled (Default, <br> extended SPI protocol) | Enables or disables quad I/O protocol. | 2 |
| 6 | Dual I/O protocol | $0=$ Enabled <br> $1=$ Disabled (Default, <br> extended SPI protocol) | Enables or disables dual I/O protocol. | 2 |
| 5 | Reserved | Xeset/hold | $0=$ Default <br> $1=$ Enabled (Default) | Enables or disables hold or reset. <br> (Available on dedicated part numbers.) |
| 4 | VPP accelerator | $0=$ Enabled <br> $1=$ Disabled (Default) | Enables or disables VPP acceleration for QUAD <br> INPUT FAST PROGRAM and QUAD INPUT EX- <br> TENDED FAST PROGRAM OPERATIONS. |  |
| 3 |  |  |  |  |

Table 14: Enhanced Volatile Configuration Register Bit Definitions (Continued)
Note 1 applies to entire table

| Bit | Name | Settings | Description | Notes |
| :---: | :--- | :--- | :--- | :---: |
| $2: 0$ | Output driver strength | $000=$ Reserved | Optimizes impedance at $\mathrm{V}_{\mathrm{CC}} / 2$ output voltage. |  |
|  |  | $001=90$ Ohms |  |  |
|  |  | $010=60$ Ohms |  |  |
|  |  | $100=45$ Ohms |  |  |
|  |  | $101=20$ Ohms |  |  |
|  |  | $110=15$ Ohms |  |  |

Notes: 1. Settings determine the device memory configuration upon a change of those settings by the WRITE ENHANCED VOLATILE CONFIGURATION REGISTER command. The register is read from or written to in all protocols by READ ENHANCED VOLATILE CONFIGURATION REGISTER or WRITE ENHANCED VOLATILE CONFIGURATION REGISTER commands, respectively.
2. If bits 6 and 7 are both set to 0 , the device operates in quad I/O. When either bit 6 or 7 is reset to 0 , the device operates in dual I/O or quad I/O, respectively, following the next WRITE ENHANCED VOLATILE CONFIGURATION command.

## Flag Status Register

Table 15: Flag Status Register Bit Definitions
Note 1 applies to entire table

| Bit | Name | Settings | Description | Notes |
| :---: | :--- | :--- | :--- | :---: |
| 7 | Program or <br> erase <br> controller | $0=$ Busy <br> $1=$ Ready | Status bit: Indicates whether a PROGRAM, ERASE, <br> WRITE STATUS REGISTER, or WRITE NONVOLATILE CON- <br> FIGURATION command cycle is in progress. | 2,3 |
| 6 | Erase suspend | $0=$ Not in effect <br> $1=$ In effect | Status bit: Indicates whether an ERASE operation has <br> been or is going to be suspended. | 3 |
| 5 | Erase | $0=$ Clear <br> $1=$ Failure or protection error | Error bit: Indicates whether an ERASE operation has <br> succeeded or failed. | 4,5 |
| 4 | Program | $0=$ Clear <br> $1=$ Failure or protection error | Error bit: Indicates whether a PROGRAM operation has <br> succeeded or failed. Moreover, indicates an attempt to <br> program a 0 to a 1 when VPP $=$ VPPH and the data pat- <br> tern is a multiple of 64 bits. | 4,5 |
| 3 | VPP | $0=$ Enabled <br> $1=$ Disabled (Default) | Error bit: Indicates an invalid voltage on VPP during a <br> PROGRAM or ERASE operation. | 4,5 |
| 2 | Program <br> suspend | $0=$ Not in effect <br> $1=$ In effect | Status bit: Indicates whether a PROGRAM operation <br> has been or is going to be suspended. | 3 |
| 1 | Protection | $0=$ Clear <br> $1=$ Failure or protection error | Error bit: Indicates whether an ERASE or a PROGRAM <br> operation has attempted to modify the protected array <br> sector. Moreover, indicates whether a PROGRAM opera- <br> tion has attempted to access the locked OTP space. | 4,5 |
| 0 | Reserved | Reserved | Reserved |  |

Notes: 1. Register bits are read by READ FLAG STATUS REGISTER command. All bits are volatile.

## 64Mb, 3V, Multiple I/O Serial Flash Memory Nonvolatile and Volatile Registers

2. These program/erase controller settings apply only to PROGRAM or ERASE command cycles in progress; they do not apply to a WRITE command cycle in progress.
3. Status bits are reset automatically.
4. Error bits must be reset by CLEAR FLAG STATUS REGISTER command.
5. Typical errors include operation failures and protection errors caused by issuing a command before the error bit has been reset to 0 .

## Command Definitions

Table 16: Command Set
Note 1 applies to entire table

| Command | Code | Extended | $\begin{gathered} \hline \text { Dual } \\ \text { I/O } \end{gathered}$ | Quad I/O | Data <br> Bytes | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDENTIFICATION Operations |  |  |  |  |  |  |
| READ ID | 9E/9Fh | Yes | No | No | 1 to 20 | 2 |
| MULTIPLE I/O READ ID | AFh | No | Yes | Yes | 1 to 3 | 2 |
| READ SERIAL FLASH DISCOVERY PARAMETER | 5Ah | Yes | Yes | Yes | 1 to $\infty$ | 5 |
| READ Operations |  |  |  |  |  |  |
| READ | 03h | Yes | No | No | 1 to $\infty$ | 4 |
| FAST READ | OBh | Yes | Yes | Yes |  | 5 |
| DUAL OUTPUT FAST READ | 3Bh | Yes | Yes | No | 1 to $\infty$ | 5 |
| DUAL INPUT/OUTPUT FAST READ | OBh <br> 3Bh <br> BBh | Yes | Yes | No |  | 5,6 |
| QUAD OUTPUT FAST READ | 6Bh | Yes | No | Yes | 1 to $\infty$ | 5 |
| QUAD INPUT/OUTPUT FAST READ | OBh <br> 6Bh <br> EBh | Yes | No | Yes |  | 5,7 |
| WRITE Operations |  |  |  |  |  |  |
| WRITE ENABLE | 06h | Yes | Yes | Yes | 0 | 2 |
| WRITE DISABLE | 04h |  |  |  |  |  |
| REGISTER Operations |  |  |  |  |  |  |
| READ STATUS REGISTER | 05h | Yes | Yes | Yes | 1 to $\infty$ | 2 |
| WRITE STATUS REGISTER | 01h |  |  |  | 1 | 2,8 |
| READ LOCK REGISTER | E8h | Yes | Yes | Yes | 1 to $\infty$ | 4 |
| WRITE LOCK REGISTER | E5h |  |  |  | 1 | 4, 8 |
| READ FLAG STATUS REGISTER | 70h | Yes | Yes | Yes | 1 to $\infty$ | 2 |
| CLEAR FLAG STATUS REGISTER | 50h |  |  |  | 0 |  |
| READ NONVOLATILE CONFIGURATION REGISTER | B5h | Yes | Yes | Yes | 2 | 2 |
| WRITE NONVOLATILE CONFIGURATION REGISTER | B1h |  |  |  |  | 2, 8 |
| READ VOLATILE CONFIGURATION REGISTER | 85h | Yes | Yes | Yes | 1 to $\infty$ | 2 |
| WRITE VOLATILE CONFIGURATION REGISTER | 81h |  |  |  | 1 | 2, 8 |
| READ ENHANCED VOLATILE CONFIGURATION REGISTER | 65h | Yes | Yes | Yes | 1 to $\infty$ | 2 |

## Table 16: Command Set (Continued)

Note 1 applies to entire table

| Command | Code | Extended | Dual I/O | Quad I/O | Data <br> Bytes | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WRITE ENHANCED VOLATILE CONFIGURATION REGISTER | 61h | Yes | Yes | Yes | 1 | 2, 8 |
| PROGRAM Operations |  |  |  |  |  |  |
| PAGE PROGRAM | 02h | Yes | Yes | Yes | 1 to 256 | 4, 8 |
| DUAL INPUT FAST PROGRAM | A2h | Yes | Yes | No | 1 to 256 | 4, 8 |
| EXTENDED DUAL INPUT FAST PROGRAM | 02h A2h D2h | Yes | Yes | No |  | 4, 6, 8 |
| QUAD INPUT FAST PROGRAM | 32h | Yes | No | Yes | 1 to 256 | 4, 8 |
| EXTENDED QUAD INPUT FAST PROGRAM | $\begin{aligned} & \text { 02h } \\ & 32 h \\ & 12 h \end{aligned}$ | Yes | No | Yes |  | 4, 7, 8 |
| ERASE Operations |  |  |  |  |  |  |
| SUBSECTOR ERASE | 20h | Yes | Yes | Yes | 0 | 4, 8 |
| SECTOR ERASE | D8h |  |  |  |  | 4, 8 |
| BULK ERASE | C7h |  |  |  |  | 2,8 |
| PROGRAM/ERASE RESUME | 7Ah | Yes | Yes | Yes | 0 | 2,8 |
| PROGRAM/ERASE SUSPEND | 75h |  |  |  |  |  |
| ONE-TIME PROGRAMMABLE (OTP) Operations |  |  |  |  |  |  |
| READ OTP ARRAY | 4Bh | Yes | Yes | Yes | 1 to 64 | 5 |
| PROGRAM OTP ARRAY | 42h |  |  |  |  | 4 |

Notes: 1. Yes in the protocol columns indicates that the command is supported and has the same functionality and command sequence as other commands marked Yes.
2. Address bytes $=0$. Dummy clock cycles $=0$.
3. Address bytes $=3$. Dummy clock cycles default $=8$.
4. Address bytes $=3$. Dummy clock cycles $=0$.
5. Address bytes $=3$. Dummy clock cycles default $=8$. Dummy clock cycles default $=10$ (when quad SPI protocol is enabled). Dummy clock cycles is configurable by the user.
6. When the device is in dual SPI protocol, the command can be entered with any of these three codes. The different codes enable compatibility between dual SPI and extended SPI protocols.
7. When the device is in quad SPI protocol, the command can be entered with any of these three codes. The different codes enable compatibility between quad SPI and extended SPI protocols.
8. The WRITE ENABLE command must be issued first before this command can be executed.

## READ REGISTER and WRITE REGISTER Operations

## READ STATUS REGISTER or FLAG STATUS REGISTER Command

To initiate a READ STATUS REGISTER command, S\# is driven LOW. For extended SPI protocol, the command code is input on DQ0, and output on DQ1. For dual SPI protocol, the command code is input on $\mathrm{DQ}[1: 0]$, and output on $\mathrm{DQ}[1: 0]$. For quad SPI protocol, the command code is input on $\mathrm{DQ}[3: 0]$, and is output on $\mathrm{DQ}[3: 0]$. The operation is terminated by driving S\# HIGH at any time during data output.

The status register can be read continuously and at any time, including during a PROGRAM, ERASE, or WRITE operation.
The flag status register can be read continuously and at any time, including during an ERASE or WRITE operation.

If one of these operations is in progress, checking the write in progress bit or $\mathrm{P} / \mathrm{E}$ controller bit is recommended before executing the command.

Figure 11: READ REGISTER Command


Dual


Quad


Notes: 1. Supports all READ REGISTER commands except READ LOCK REGISTER.
2. A READ NONVOLATILE CONFIGURATION REGISTER operation will output data starting from the least significant byte.

## READ NONVOLATILE CONFIGURATION REGISTER Command

To execute a READ NONVOLATILE CONFIGURATION REGISTER command, S\# is driven LOW. For extended SPI protocol, the command code is input on DQ0, and output on DQ1. For dual SPI protocol, the command code is input on DQ[1:0], and output on

DQ[1:0]. For quad SPI protocol, the command code is input on $\mathrm{DQ}[3: 0]$, and is output on DQ[3:0]. The operation is terminated by driving S\# HIGH at any time during data output.
The nonvolatile configuration register can be read continuously. After all 16 bits of the register have been read, a 0 is output. All reserved fields output a value of 1 .

## READ VOLATILE or ENHANCED VOLATILE CONFIGURATION REGISTER Command

To execute a READ VOLATILE CONFIGURATION REGISTER command or a READ ENHANCED VOLATILE CONFIGURATION REGISTER command, S\# is driven LOW. For extended SPI protocol, the command code is input on DQ0, and output on DQ1. For dual SPI protocol, the command code is input on $\mathrm{DQ}[1: 0]$, and output on $\mathrm{DQ}[1: 0]$. For quad SPI protocol, the command code is input on DQ [3:0], and is output on $\mathrm{DQ}[3: 0]$. The operation is terminated by driving S\# HIGH at any time during data output.

When the register is read continuously, the same byte is output repeatedly.

## WRITE STATUS REGISTER Command

To issue a WRITE STATUS REGISTER command, the WRITE ENABLE command must be executed to set the write enable latch bit to 1 . S\# is driven LOW and held LOW until the eighth bit of the last data byte has been latched in, after which it must be driven HIGH. For extended SPI protocol, the command code is input on DQ0, followed by the data bytes. For dual SPI protocol, the command code is input on $\mathrm{DQ}[1: 0]$, followed by the data bytes. For quad SPI protocol, the command code is input on $\mathrm{DQ}[3: 0]$, followed by the data bytes. When S\# is driven HIGH, the operation, which is self-timed, is initiated; its duration is ${ }^{\mathrm{t}} \mathrm{W}$.

This command is used to write new values to status register bits 7:2, enabling software data protection. The status register can also be combined with the W\# signal to provide hardware data protection. The WRITE STATUS REGISTER command has no effect on status register bits 1:0.

When the operation is in progress, the write in progress bit is set to 1 . The write enable latch bit is cleared to 0 , whether the operation is successful or not. The status register and flag status register can be polled for the operation status. When the operation completes, the write in progress bit is cleared to 0 , whether the operation is successful or not.

64Mb, 3V, Multiple I/O Serial Flash Memory READ REGISTER and WRITE REGISTER Operations

Figure 12: WRITE REGISTER Command


Quad


Notes: 1. Supports all WRITE REGISTER commands except WRITE LOCK REGISTER.
2. Waveform must be extended for each protocol, to 23 for extended, 11 for dual, and 5 for quad.
3. A WRITE NONVOLATILE CONFIGURATION REGISTER operation requires data being sent starting from least significant byte.

## WRITE NONVOLATILE CONFIGURATION REGISTER Command

To execute the WRITE NONVOLATILE CONFIGURATION REGISTER command, the WRITE ENABLE command must be executed to set the write enable latch bit to $1 . \mathrm{S} \#$ is driven LOW and held LOW until the 16th bit of the last data byte has been latched in, after which it must be driven HIGH. For extended SPI protocol, the command code is input on DQ0, followed by two data bytes. For dual SPI protocol, the command code is input on $\mathrm{DQ}[1: 0]$, followed by the data bytes. For quad SPI protocol, the command code is input on $\mathrm{DQ}[3: 0]$, followed by the data bytes. When S\# is driven HIGH, the operation, which is self-timed, is initiated; its duration is tWNVCR.

When the operation is in progress, the write in progress bit is set to 1 . The write enable latch bit is cleared to 0 , whether the operation is successful or not. The status register and flag status register can be polled for the operation status. When the operation completes, the write in progress bit is cleared to 0 , whether the operation is successful or not. If S\# is not driven HIGH, the command is not executed, flag status register error bits are not set, and the write enable latch remains set to 1 .

## WRITE VOLATILE or ENHANCED VOLATILE CONFIGURATION REGISTER Command

To execute a WRITE VOLATILE CONFIGURATION REGISTER command or a WRITE ENHANCED VOLATILE CONFIGURATION REGISTER command, the WRITE ENABLE command must be executed to set the write enable latch bit to $1 . \mathrm{S} \#$ is driven LOW and held LOW until the eighth bit of the last data byte has been latched in, after which it must be driven HIGH. For extended SPI protocol, the command code is input on DQ0, followed by the data bytes. For dual SPI protocol, the command code is input on
$\mathrm{DQ}[1: 0]$, followed by the data bytes. For quad SPI protocol, the command code is input on $\mathrm{DQ}[3: 0]$, followed by the data bytes.
If S\# is not driven HIGH, the command is not executed, the flag status register error bits are not set and the write enable latch remains set to 1 . Reserved bits are not affected by this command.

## READ LOCK REGISTER Command

To execute the READ LOCK REGISTER command, S\# is driven LOW. For extended SPI protocol, the command code is input on DQ0, followed by three address bytes that point to a location in the sector. For dual SPI protocol, the command code is input on $\mathrm{DQ}[1: 0]$. For quad SPI protocol, the command code is input on $\mathrm{DQ}[3: 0]$. Each address bit is latched in during the rising edge of the clock. For extended SPI protocol, data is shifted out on DQ 1 at a maximum frequency ${ }^{\mathrm{f}} \mathrm{C}$ during the falling edge of the clock. For dual SPI protocol, data is shifted out on DQ [1:0], and for quad SPI protocol, data is shifted out on $\mathrm{DQ}[3: 0]$. The operation is terminated by driving S\# HIGH at any time during data output.

When the register is read continuously, the same byte is output repeatedly. Any READ LOCK REGISTER command that is executed while an ERASE, PROGRAM, or WRITE cycle is in progress is rejected with no affect on the cycle in progress.

Table 17: Lock Register
Note 1 applies to entire table

| Bit | Name | Settings | Description |
| :---: | :--- | :--- | :--- |
| $7: 2$ | Reserved | 0 | Bit values are 0. |
| 1 | Sector lock down | $0=$ Cleared (Default) <br> $1=$ Set | Volatile bit: the device always powers-up with this bit cleared, <br> which means sector lock down and sector write lock bits can be <br> set. <br> When this bit set, neither of the lock register bits can be written <br> to until the next power cycle. |
| 0 | Sector write lock | $0=$ Cleared (Default) <br> $1=$ Set | Volatile bit: the device always powers-up with this bit cleared, <br> which means that PROGRAM and ERASE operations in this sector <br> can be executed and sector content modified. <br> When this bit is set, PROGRAM and ERASE operations in this sec- <br> tor will not be executed. |

Note: 1. Sector lock register bits 1:0 are written to by the WRITE LOCK REGISTER command. The command will not execute unless the sector lock down bit is cleared.

Figure 13: READ LOCK REGISTER Command


## WRITE LOCK REGISTER Command

To initiate the WRITE LOCK REGISTER command, the WRITE ENABLE command must be executed to set the write enable latch bit to 1 . S\# is driven LOW and held LOW until the eighth bit of the last data byte has been latched in, after which it must be driven HIGH. The command code is input on DQn, followed by three address bytes that point to a location in the sector, and then one data byte that contains the desired settings for lock register bits 0 and 1 . Each address bit is latched in during the rising edge of the clock.

When execution is complete, the write enable latch bit is cleared within tSHSL2 and no error bits are set. Because lock register bits are volatile, change to the bits is immediate. WRITE LOCK REGISTER can be executed when an ERASE SUSPEND operation is in effect. If $\mathrm{S} \#$ is not driven HIGH, the command is not executed, flag status register error bits are not set, and the write enable latch remains set to 1 .

Figure 14: WRITE LOCK REGISTER Command

Quad

Note: 1. For extended SPI protocol, $C_{x}=7+(A[M A X]+1)$.
For dual SPI protocol, $\mathrm{C}_{\mathrm{x}}=3+((\mathrm{A}[\mathrm{MAX}]+1) / 2)$.

$$
\text { For quad SPI protocol, } C_{x}=1+((A[M A X]+1) / 4)
$$

## CLEAR FLAG STATUS REGISTER Command

To execute the CLEAR FLAG STATUS REGISTER command and reset the error bits (erase, program, and protection), S\# is driven LOW. For extended SPI protocol, the command code is input on DQ0. For dual SPI protocol, the command code is input on DQ [1:0]. For quad SPI protocol, the command code is input on $\mathrm{DQ}[3: 0]$. The operation is terminated by driving S\# HIGH at any time.

## READ IDENTIFICATION Operations

## READ ID and MULTIPLE I/O READ ID Commands

To execute the READ ID or MULTIPLE I/O READ ID commands, S\# is driven LOW and the command code is input on $\mathrm{DQ} n$. The device outputs the information shown in the tables below. If an ERASE or PROGRAM cycle is in progress when the command is executed, the command is not decoded and the command cycle in progress is not affected. When S\# is driven HIGH, the device goes to standby. The operation is terminated by driving S\# HIGH at any time during data output.

Table 18: Data/Address Lines for READ ID and MULTIPLE I/O READ ID Commands

| Command Name | Data In | Data Out | Unique ID <br> is Output | Extended | Dual | Quad |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| READ ID | DQ0 | DQ0 | Yes | Yes | No | No |
| MULTIPLE I/O READ ID | DQ[3:0] | DQ[1:0] | No | No | Yes | Yes |

Note: 1. Yes in the protocol columns indicates that the command is supported and has the same functionality and command sequence as other commands marked Yes.

Table 19: Read ID Data Out

| Size (Bytes) | Name | Content Value | Assigned by |
| :---: | :---: | :---: | :---: |
| 1 | Manufacturer ID | 20h | JEDEC |
| 2 | Device ID |  |  |
|  | Memory Type | BAh | Manufacturer |
|  | Memory Capacity | 17h (64Mb) |  |
| 17 | Unique ID |  |  |
|  | 1 Byte: Length of data to follow | 10h | Factory |
|  | 2 Bytes: Extended device ID and device configuration information | ID and information such as uniform architecture, and HOLD or RESET functionality |  |
|  | 14 Bytes: Customized factory data | Unique ID code ( $n$ read-only bytes) |  |

Note: 1. The 17 bytes of information in the unique ID is read by the READ ID command, but cannot be read by the MULTIPLE I/O READ ID command.

Table 20: Extended Device ID, First Byte

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reserved | Reserved | $1=$ Reverse BP | Volatile configuration | HOLD\#/RESET\#: | Addressing: | Architecture: |  |
|  |  | scheme | register, XIP bit setting: | $0=$ HOLD | $0=$ by byte | $00=$ Uniform |  |
|  |  | $0=$Standard BP <br> scheme | $1=$ Required <br> $1=$ Not required | $1=$ RESET |  |  |  |
|  |  |  |  |  |  |  |  |

Figure 15: READ ID and MULTIPLE I/O Read ID Commands


Note: 1. The READ ID command is represented by the extended SPI protocol timing shown first. The MULTIPLE I/O READ ID command is represented by the dual and quad SPI protocols are shown below extended SPI protocol.

## READ SERIAL FLASH DISCOVERY PARAMETER Command

To execute READ SERIAL FLASH DISCOVERY PARAMETER command, S\# is driven LOW. The command code is input on DQ0, followed by three address bytes and 8 dummy clock cycles in extended or dual SPI protocol, 10 dummy clock cycles in quad SPI protocol. The device outputs the information starting from the specified address. When the 2048-byte boundary is reached, the data output wraps to address 0 of the serial Flash discovery parameter table. The operation is terminated by driving S\# HIGH at any time during data output.
The operation always executes in continuous mode so the read burst wrap setting in the volatile configuration register does not apply.
Note: Data to be stored in the serial Flash discovery parameter area is still in the definition phase. READ IDENTIFICATION Operations

Table 21: Serial Flash Discovery Parameter - Header Structure

| Description |  | Byte Address | Bits | Data |
| :---: | :---: | :---: | :---: | :---: |
| SFDP signature |  | 00h | 7:0 | 53h |
|  |  | 01h | 7:0 | 46h |
|  |  | 02h | 7:0 | 44h |
|  |  | 03h | 7:0 | 50h |
| SFDP revision | Minor | 04h | 7:0 | 00h |
|  | Major | 05h | 7:0 | 01h |
| Number of parameter headers |  | 06h | 7:0 | 00h |
| Unused |  | 07h | 7:0 | FFh |
| Parameter ID (0) |  | 08h | 7:0 | 00h |
| Parameter minor revision |  | 09h | 7:0 | 00h |
| Parameter major revision |  | 0Ah | 7:0 | 01h |
| Parameter length (in DW) |  | OBh | 7:0 | 09h |
| Parameter table pointer |  | 0 Ch | 7:0 | 30h |
|  |  | ODh | 7:0 | 00h |
|  |  | OEh | 7:0 | 00h |
| Unused |  | OFh | 7:0 | FFh |

Note: 1. Locations 10 h to 2 Fh contain FFh.

Table 22: Parameter ID

| Description | Byte Address | Bits | Data |
| :---: | :---: | :---: | :---: |
| Minimum block/sector erase sizes | 30h | 1:0 | 01b |
| Write granularity |  | 2 | 1 |
| WRITE ENABLE command required for writing to volatile status registers |  | 3 | 0 |
| WRITE ENABLE command code select for writing to volatile status register |  | 4 | 0 |
| Unused |  | 7:5 | 111b |
| 4KB ERASE command code | 31h | 7:0 | 20h |
| Supports 1-1-2 fast read | 32h | 0 | 1 |
| Address bytes |  | 2:1 | 00b |
| Supports double transfer rate clocking |  | 3 | 0 |
| Supports 1-2-2 fast read |  | 4 | 1 |
| Supports 1-4-4 fast read |  | 5 | 1 |
| Supports 1-1-4 fast read |  | 6 | 1 |
| Unused |  | 7 | 1 |
| Reserved | 33h | 7:0 | FFh | READ IDENTIFICATION Operations

## Table 22: Parameter ID (Continued)

| Description | Byte <br> Address | Bits | Data |
| :--- | :---: | :---: | :---: |
|  | 34 h | $7: 0$ | FFh |
|  | $35 h$ | $7: 0$ | FFh |
|  |  | 36 h | $7: 0$ |

## READ MEMORY Operations

The device supports default reading and writing to an A[MAX:MIN] of A[23:0].
To execute READ MEMORY commands, $\mathrm{S} \#$ is driven LOW. The command code is input on DQ $n$, followed by input on DQ $n$ of three address bytes. Each address bit is latched in during the rising edge of the clock. The addressed byte can be at any location, and the address automatically increments to the next address after each byte of data is shifted out; therefore, the entire memory can be read with a single command. The operation is terminated by driving S\# HIGH at any time during data output.

Table 23: Command/Address/Data Lines for READ MEMORY Commands
Note 1 applies to entire table

|  | Command Name |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | READ | FAST READ | DUAL OUTPUT FAST READ | DUAL <br> INPUT/OUTPUT FAST READ | QUAD OUTPUT FAST READ | QUAD <br> INPUT/OUTPUT FAST READ |
|  | 03 | OB | 3B | BB | 6B | EB |
| Extended SPI Protocol |  |  |  |  |  |  |
| Supported | Yes | Yes | Yes | Yes | Yes | Yes |
| Command Input | DQ0 | DQ0 | DQ0 | DQ0 | DQ0 | DQ0 |
| Address Input | DQ0 | DQ0 | DQ0 | DQ[1:0] | DQ0 | DQ[3:0] |
| Data Output | DQ1 | DQ1 | DQ[1:0] | DQ[1:0] | DQ[3:0] | DQ[3:0] |
| Dual SPI Protocol |  |  |  |  |  |  |
| Supported | No | Yes | Yes | Yes | No | No |
| Command Input | - | DQ[1:0] | DQ[1:0] | DQ[1:0] | - | - |
| Address Input | - | DQ[1:0] | DQ[1:0] | DQ[1:0] | - | - |
| Data Output | - | DQ[1:0] | DQ[1:0] | DQ[1:0] | - | - |
| Quad SPI Protocol |  |  |  |  |  |  |
| Supported | No | Yes | No | No | Yes | Yes |
| Command Input | - | DQ[3:0] | - | - | DQ[3:0] | DQ[3:0] |
| Address Input | - | DQ[3:0] | - | - | DQ[3:0] | DQ[3:0] |
| Data Output | - | DQ[3:0] | - | - | DQ[3:0] | DQ[3:0] |

Notes: 1. Yes in the "Supported" row for each protocol indicates that the command in that column is supported; when supported, a command's functionality is identical for the entire column regardless of the protocol. For example, a FAST READ functions the same for all three protocols even though its data is input/output differently depending on the protocol.
2. FAST READ is similar to READ, but requires dummy clock cycles following the address bytes and can operate at a higher frequency ( ${ }^{f} \mathrm{C}$ ).

Figure 16: READ Command


Note: 1. $C_{x}=7+(A[M A X]+1)$.

Figure 17: FAST READ Command


Note: 1. For extended protocol, $C_{x}=7+(A[M A X]+1)$; For dual protocol, $C_{x}=3+(A[M A X]+1) / 2$; For quad protocol, $C_{x}=1+(A[M A X]+1) / 4$.

Figure 18: DUAL OUTPUT FAST READ


Note: 1. $C_{x}=7+(A[M A X]+1)$.

Figure 19: DUAL INPUT/OUTPUT FAST READ Command


Dual


Note: 1. $C_{x}=7+(A[M A X]+1) / 2$.

Figure 20: QUAD OUTPUT FAST READ Command


Note: 1. $C_{x}=7+(A[M A X]+1)$.

Figure 21: QUAD INPUT/OUTPUT FAST READ Command


Note: 1. $C_{x}=7+(A[M A X]+1) / 4$.

## PROGRAM Operations

PROGRAM commands are initiated by first executing the WRITE ENABLE command to set the write enable latch bit to $1 . \mathrm{S} \#$ is then driven LOW and held LOW until the eighth bit of the last data byte has been latched in, after which it must be driven HIGH. The command code is input on DQ 0 , followed by input on $\mathrm{DQ}[\mathrm{n}]$ of address bytes and at least one data byte. Each address bit is latched in during the rising edge of the clock. When S\# is driven HIGH, the operation, which is self-timed, is initiated; its duration is ${ }^{\text {t }} \mathrm{P}$.

If the bits of the least significant address, which is the starting address, are not all zero, all data transmitted beyond the end of the current page is programmed from the starting address of the same page. If the number of bytes sent to the device exceed the maximum page size, previously latched data is discarded and only the last maximum pagesize number of data bytes are guaranteed to be programmed correctly within the same page. If the number of bytes sent to the device is less than the maximum page size, they are correctly programmed at the specified addresses without any effect on the other bytes of the same page.

When the operation is in progress, the write in progress bit is set to 1 . The write enable latch bit is cleared to 0 , whether the operation is successful or not. The status register and flag status register can be polled for the operation status. An operation can be paused or resumed by the PROGRAM/ERASE SUSPEND or PROGRAM/ERASE RESUME command, respectively. When the operation completes, the write in progress bit is cleared to 0 .
If the operation times out, the write enable latch bit is reset and the program fail bit is set to 1 . If S\# is not driven HIGH, the command is not executed, flag status register error bits are not set, and the write enable latch remains set to 1 . When a command is applied to a protected sector, the command is not executed, the write enable latch bit remains set to 1 , and flag status register bits 1 and 4 are set.

Table 24: Data/Address Lines for PROGRAM Commands
Note 1 applies to entire table

| Command Name | Data In | Address In | Extended | Dual | Quad |
| :--- | :---: | :---: | :---: | :---: | :---: |
| PAGE PROGRAM | DQ0 | DQ0 | Yes | Yes | Yes |
| DUAL INPUT FAST PROGRAM | DQ[1:0] | DQ0 | Yes | Yes | No |
| EXTENDED DUAL INPUT <br> FAST PROGRAM | DQ[1:0] | DQ[1:0] | Yes | Yes | No |
| QUAD INPUT FAST PROGRAM | DQ[3:0] | DQ0 | Yes | No | Yes |
| EXTENDED QUAD INPUT <br> FAST PROGRAM | DQ[3:0] | DQ[3:0] | Yes | No | Yes |

Note: 1. Yes in the protocol columns indicates that the command is supported and has the same functionality and command sequence as other commands marked Yes.

Figure 22: PAGE PROGRAM Command


Note: 1. For extended SPI protocol, $C_{x}=7+(A[M A X]+1)$.
For dual SPI protocol, $C_{x}=3+(A[M A X]+1) / 2$.
For quad SPI protocol, $C_{x}=1+(A[M A X]+1) / 4$.

Figure 23: DUAL INPUT FAST PROGRAM Command

Extended


Dual


Note: 1. For extended SPI protocol, $C_{x}=7+(A[M A X]+1)$.
For dual SPI protocol, $C_{x}=3+(A[M A X]+1) / 2$.

Figure 24: EXTENDED DUAL INPUT FAST PROGRAM Command


Dual


Note: 1. For extended SPI protocol, $C_{x}=7+(A[M A X]+1) / 2$.
For dual SPI protocol, $C_{x}=3+(A[M A X]+1) / 2$.

Figure 25: QUAD INPUT FAST PROGRAM Command

Extended


Quad


Note: 1. For extended SPI protocol, $C_{x}=7+(A[M A X]+1) / 4$.
For quad SPI protocol, $C_{x}=1+(A[M A X]+1) / 4$.

Figure 26: EXTENDED QUAD INPUT FAST PROGRAM Command


Quad


Note: 1. For extended SPI protocol, $C_{x}=7+(A[M A X]+1) / 4$. For quad SPI protocol, $C_{x}=1+(A[M A X]+1) / 4$.

## WRITE Operations

## WRITE ENABLE Command

The WRITE ENABLE operation sets the write enable latch bit. To execute a WRITE ENABLE command, S\# is driven LOW and held LOW until the eighth bit of the command code has been latched in, after which it must be driven HIGH. The command code is input on DQ0 for extended SPI protocol, on DQ[1:0] for dual SPI protocol, and on $\mathrm{DQ}[3: 0]$ for quad SPI protocol.

The write enable latch bit must be set before every PROGRAM, ERASE, and WRITE command. If S\# is not driven HIGH after the command code has been latched in, the command is not executed, flag status register error bits are not set, and the write enable latch remains cleared to its default setting of 0.

## WRITE DISABLE Command

The WRITE DISABLE operation clears the write enable latch bit. To execute a WRITE DISABLE command, S\# is driven LOW and held LOW until the eighth bit of the command code has been latched in, after which it must be driven HIGH. The command code is input on DQ0 for extended SPI protocol, on DQ[1:0] for dual SPI protocol, and on DQ[3:0] for quad SPI protocol.
If S\# is not driven HIGH after the command code has been latched in, the command is not executed, flag status register error bits are not set, and the write enable latch remains set to 1 .

Figure 27: WRITE ENABLE and WRITE DISABLE Command Sequence

Extended


Dual


Quad


Note: 1. Shown here is the WRITE ENABLE command code, which is 06h or 00000110 binary. The WRITE DISABLE command sequence is identical, except the WRITE DISABLE command code is 04 h or 00000100 binary.

## ERASE Operations

## SUBSECTOR ERASE Command

To execute the SUBSECTOR ERASE command (and set the selected subsector bits set to FFh), the WRITE ENABLE command must be issued to set the write enable latch bit to 1. S\# is driven LOW and held LOW until the eighth bit of the last data byte has been latched in, after which it must be driven HIGH. The command code is input on DQ0, followed by three address bytes; any address within the subsector is valid. Each address bit is latched in during the rising edge of the clock. When S\# is driven HIGH, the operation, which is self-timed, is initiated; its duration is ${ }^{\text {t }}$ SSE. The operation can be suspended and resumed by the PROGRAM/ERASE SUSPEND and PROGRAM/ERASE RESUME commands, respectively.
If the write enable latch bit is not set, the device ignores the SUBSECTOR ERASE command and no error bits are set to indicate operation failure.
When the operation is in progress, the write in progress bit is set to 1 . The write enable latch bit is cleared to 0 , whether the operation is successful or not. The status register and flag status register can be polled for the operation status. When the operation completes, the write in progress bit is cleared to 0 .

If the operation times out, the write enable latch bit is reset and the erase error bit is set to 1 . If S\# is not driven HIGH, the command is not executed, flag status register error bits are not set, and the write enable latch remains set to 1 . When a command is applied to a protected subsector, the command is not executed. Instead, the write enable latch bit remains set to 1 , and flag status register bits 1 and 5 are set.

## SECTOR ERASE Command

To execute the SECTOR ERASE command (and set selected sector bits to FFh), the WRITE ENABLE command must be issued to set the write enable latch bit to 1 . S\# is driven LOW and held LOW until the eighth bit of the last data byte has been latched in, after which it must be driven HIGH. The command code is input on DQ0, followed by three address bytes; any address within the sector is valid. Each address bit is latched in during the rising edge of the clock. When S\# is driven HIGH, the operation, which is self-timed, is initiated; its duration is ${ }^{\text {t }} \mathrm{SE}$. The operation can be suspended and resumed by the PROGRAM/ERASE SUSPEND and PROGRAM/ERASE RESUME commands, respectively.

If the write enable latch bit is not set, the device ignores the SECTOR ERASE command and no error bits are set to indicate operation failure.

When the operation is in progress, the write in progress bit is set to 1 and the write enable latch bit is cleared to 0 , whether the operation is successful or not. The status register and flag status register can be polled for the operation status. When the operation completes, the write in progress bit is cleared to 0 .

If the operation times out, the write enable latch bit is reset and erase error bit is set to 1. If S\# is not driven HIGH, the command is not executed, flag status register error bits are not set, and the write enable latch remains set to 1 . When a command is applied to a protected sector, the command is not executed. Instead, the write enable latch bit remains set to 1 , and flag status register bits 1 and 5 are set.

Figure 28: SUBSECTOR and SECTOR ERASE Command


Quad


Note: 1. For extended SPI protocol, $C_{x}=7+(A[M A X]+1)$.
For dual SPI protocol, $C_{x}=3+(A[M A X]+1) / 2$.
For quad SPI protocol, $C_{x}=1+(A[M A X]+1) / 4$.

## BULK ERASE Command

To initiate the BULK ERASE command, the WRITE ENABLE command must be issued to set the write enable latch bit to 1 . S\# is driven LOW and held LOW until the eighth bit of the last data byte has been latched in, after which it must be driven HIGH. The command code is input on DQ0. When S\# is driven HIGH, the operation, which is selftimed, is initiated; its duration is ${ }^{\text {t }} \mathrm{BE}$.

If the write enable latch bit is not set, the device ignores the BULK ERASE command and no error bits are set to indicate operation failure.

When the operation is in progress, the write in progress bit is set to 1 and the write enable latch bit is cleared to 0 , whether the operation is successful or not. The status register and flag status register can be polled for the operation status. When the operation completes, the write in progress bit is cleared to 0 .
If the operation times out, the write enable latch bit is reset and erase error bit is set to 1. If S\# is not driven HIGH, the command is not executed, the flag status register error bits are not set, and the write enable latch remains set to 1 .
The command is not executed if any sector is locked. Instead, the write enable latch bit remains set to 1 , and flag status register bits 1 and 5 are set.

Figure 29: BULK ERASE Command


## PROGRAM/ERASE SUSPEND Command

To initiate the PROGRAM/ERASE SUSPEND command, S\# is driven LOW. The command code is input on DQ0. The operation is terminated by the PROGRAM/ERASE RESUME command.

PROGRAM/ERASE SUSPEND command enables the memory controller to interrupt and suspend an array PROGRAM or ERASE operation within the program/erase latency.

If a SUSPEND command is issued during a PROGRAM operation, then the flag status register bit 2 is set to 1 . After erase/program latency time, the flag status register bit 7 is also set to 1 , showing the device to be in a suspended state, waiting for any operation (see the Operations Allowed/Disallowed During Device States table).
If a SUSPEND command is issued during an ERASE operation, then the flag status register bit 6 is set to 1 . After erase/program latency time, the flag status register bit 7 is also set to 1 , showing that device to be in a suspended state, waiting for any operation (see the Operations Allowed/Disallowed During Device States table).
If the time remaining to complete the operation is less than the suspend latency, the device completes the operation and clears the flag status register bits 2 or 6 , as applicable. Because the suspend state is volatile, if there is a power cycle, the suspend state information is lost and the flag status register powers up as 80 h .

During an ERASE SUSPEND operation, a PROGRAM or READ operation is possible in any sector except the one in a suspended state. Reading from a sector that is in a suspended state will output indeterminate data. The device ignores a PROGRAM command to a sector that is in an ERASE SUSPEND state; it also sets the flag status register bit 4 to l: program failure/protection error, and leaves the write enable latch bit unchanged. The commands allowed during an erase suspend state include the WRITE LOCK REGISTER command, the WRITE VOLATILE CONFIGURATION REGISTER com-

## 64Mb, 3V, Multiple I/O Serial Flash Memory ERASE Operations

mand, and the WRITE ENHANCED VOLATILE CONFIGURATION REGISTER command. When the ERASE operation resumes, it does not check the new lock status of the WRITE LOCK REGISTER command.

During a PROGRAM SUSPEND operation, a READ operation is possible in any page except the one in a suspended state. Reading from a page that is in a suspended state will output indeterminate data. The commands allowed during a program suspend state include the WRITE VOLATILE CONFIGURATION REGISTER command and the WRITE ENHANCED VOLATILE CONFIGURATION REGISTER command.

It is possible to nest a PROGRAM/ERASE SUSPEND operation inside a PROGRAM/ ERASE SUSPEND operation just once. Issue an ERASE command and suspend it. Then issue a PROGRAM command and suspend it also. With the two operations suspended, the next PROGRAM/ERASE RESUME command resumes the latter operation, and a second PROGRAM/ERASE RESUME command resumes the former (or first) operation.

Table 25: Operations Allowed/Disallowed During Device States
Note 1 applies to entire table

| Operation | Standby <br> State | Program or <br> Erase State | Subsector Erase Suspend or <br> Program Suspend State | Erase Suspend <br> State | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
| READ | Yes | No | Yes | Yes | 2 |
| PROGRAM | Yes | No | No | Yes/No | 3 |
| ERASE | Yes | No | No | No | 4 |
| WRITE | Yes | No | No | No | 5 |
| WRITE | Yes | No | Yes | Yes | 6 |
| READ | Yes | Yes | Yes | Yes | 7 |
| SUSPEND | No | Yes | No | No | 8 |

Notes: 1. The device can be in only one state at a time. Depending on the state of the device, some operations are allowed (Yes) and others are not (No). For example, when the device is in the standby state, all operations except SUSPEND are allowed in any sector. For all device states except the erase suspend state, if an operation is allowed or disallowed in one sector, it is allowed or disallowed in all other sectors. In the erase suspend state, a PROGRAM operation is allowed in any sector except the one in which an ERASE operation has been suspended.
2. All READ operations except READ STATUS REGISTER and READ FLAG REGISTER. When issued to a sector or subsector that is simultaneously in an erase suspend state, the READ operation is accepted, but the data output is not guaranteed until the erase has completed.
3. All PROGRAM operations except PROGRAM OTP. In the erase suspend state, a PROGRAM operation is allowed in any sector (Yes) except the sector (No) in which an ERASE operation has been suspended.
4. Applies to the SECTOR ERASE or SUBSECTOR ERASE operation.
5. Applies to the following operations: WRITE STATUS REGISTER, WRITE NONVOLATILE CONFIGURATION REGISTER, PROGRAM OTP, and BULK ERASE.
6. Applies to the following operations: WRITE ENABLE, WRITE DISABLE, CLEAR FLAG STATUS REGISTER, WRITE LOCK REGISTER, WRITE VOLATILE, and ENHANCED VOLATILE CONFIGURATION REGISTER.
7. Applies to the READ STATUS REGISTER or READ FLAG STATUS REGISTER operation.
8. Applies to the PROGRAM SUSPEND or ERASE SUSPEND operation.

## PROGRAM/ERASE RESUME Command

To initiate the PROGRAM/ERASE RESUME command, S\# is driven LOW. The command code is input on DQ0. The operation is terminated by driving S\# HIGH.

When this command is executed, the status register write in progress bit is set to 1 , and the flag status register program erase controller bit is set to 0 . This command is ignored if the device is not in a suspended state.

ONE TIME PROGRAMMABLE Operations

## ONE TIME PROGRAMMABLE Operations

## READ OTP ARRAY Command

To initiate a READ OTP ARRAY command, S\# is driven LOW. The command code is input on DQ0, followed by three bytes and dummy clock cycles. Each address bit is latched in during the rising edge of C . Data is shifted out on DQ 1 , beginning from the specified address and at a maximum frequency of ${ }^{\mathrm{f}} \mathrm{C}$ (MAX) on the falling edge of the clock. The address increments automatically to the next address after each byte of data is shifted out. There is no rollover mechanism; therefore, if read continuously, after location 40 h , the device continues to output data at location 40 h . The operation is terminated by driving S\# HIGH at any time during data output.

Figure 30: READ OTP Command


Note: 1. For extended SPI protocol, $C_{x}=7+(A[M A X]+1)$.
For dual SPI protocol, $C_{x}=3+(A[M A X]+1) / 2$.
For quad SPI protocol, $C_{x}=1+(A[M A X]+1) / 4$.

## PROGRAM OTP ARRAY Command

To initiate the PROGRAM OTP ARRAY command, the WRITE ENABLE command must be issued to set the write enable latch bit to 1 ; otherwise, the PROGRAM OTP ARRAY command is ignored and flag status register bits are not set. S\# is driven LOW and held LOW until the eighth bit of the last data byte has been latched in, after which it must be driven HIGH. The command code is input on DQ0, followed by three bytes and at least one data byte. Each address bit is latched in during the rising edge of the clock. When S\# is driven HIGH, the operation, which is self-timed, is initiated; its duration is ${ }^{\text {tPOTP }}$ There is no rollover mechanism; therefore, after a maximum of 65 bytes are latched in and subsequent bytes are discarded.

PROGRAM OTP ARRAY programs, at most, 64 bytes to the OTP memory area and one OTP control byte. When the operation is in progress, the write in progress bit is set to 1 . The write enable latch bit is cleared to 0 , whether the operation is successful or not, and the status register and flag status register can be polled for the operation status. When the operation completes, the write in progress bit is cleared to 0 .

If the operation times out, the write enable latch bit is reset and the program fail bit is set to 1 . If S\# is not driven HIGH, the command is not executed, flag status register error bits are not set, and the write enable latch remains set to 1 .

The OTP control byte (byte 64) is used to permanently lock the OTP memory array.
Table 26: OTP Control Byte (Byte 64)

| Bit | Name | Settings | Description |
| :---: | :--- | :--- | :--- |
| 0 | OTP control byte | $0=$ Locked <br> $1=$ Unlocked <br> (Default) | Used to permanently lock the OTP array (byte 64). When bit $0=1$, the <br> OTP array can be programmed. When bit $0=0$, the OTP array is read only. <br> Once bit 0 has been programmed to 0, it can no longer be changed to 1. <br> PROGRAM OTP ARRAY is ignored, write enable latch bit remains set, and <br> flag status register bits 1 and 4 are set. |

Figure 31: PROGRAM OTP Command


Execute-in-place (XIP) mode allows the memory to be read by sending an address to the device and then receiving the data on one, two, or four pins in parallel, depending on the customer requirements. XIP mode offers maximum flexibility to the application, saves instruction overhead, and reduces random access time.

## Activate or Terminate XIP Using Volatile Configuration Register

Applications that boot in SPI and must switch to XIP use the volatile configuration register. XIP provides faster memory READ operations by requiring only an address to execute, rather than a command code and an address.

To activate XIP requires two steps. First, enable XIP by setting volatile configuration register bit 3 to 0 . Next, drive the XIP confirmation bit to 0 during the next FAST READ operation. XIP is then active. Once in XIP, any command that occurs after S\# is toggled requires only address bits to execute; a command code is not necessary, and device operations use the SPI protocol that is enabled. XIP is terminated by driving the XIP confirmation bit to 1 . The device automatically resets volatile configuration register bit 3 to 1 .
Note: For devices with basic XIP, indicated by a part number feature set digit of 2 or 4, it is not necessary to set the volatile configuration register bit 3 to 0 to enable XIP. Instead, it is enabled by setting the XIP confirmation bit to 0 during the first dummy clock cycle after any FAST READ command.

## Activate or Terminate XIP Using Nonvolatile Configuration Register

Applications that must boot directly in XIP use the nonvolatile configuration register. To enable a device to power-up in XIP using the nonvolatile configuration register, set nonvolatile configuration register bits [11:9]. Settings vary according to protocol, as explained in the Nonvolatile Configuration Register section. Because the device boots directly in XIP, the confirmation bit is already set to 0 , and after the next power cycle, XIP is active. Once in XIP, a command code is unnecessary, and device operations use the SPI protocol currently enabled. XIP is terminated by driving the XIP confirmation bit to 1.

Figure 32: XIP Mode Directly After Power-On


Note: 1. Xb is the XIP confirmation bit and should be set as follows: 0 to keep XIP state; 1 to exit XIP mode and return to standard read mode.

## Confirmation Bit Settings Required to Activate or Terminate XIP

The XIP confirmation bit setting activates or terminates XIP after it has been enabled or disabled. This bit is the value on DQ0 during the first dummy clock cycle in the FAST READ operation. XIP requires at least one additional clock cycle to send the XIP confirmation bit to the memory on DQ0 during the first dummy clock cycle.

## Table 27: XIP Confirmation Bit

| Bit Value | Description |
| :---: | :--- |
| 0 | Activates XIP: While this bit is 0, XIP remains activated. |
| 1 | Terminates XIP: When this bit is set to 1, XIP is terminated and the device returns <br> to SPI. |

Table 28: Effects of Running XIP in Different Protocols

| Protocol | Effect | Notes |
| :---: | :--- | :---: |
| Extended I/O, <br> Dual I/O | In a device with a dedicated part number where RST\# is enabled, a LOW pulse on RST\# <br> resets XIP and the device to the state it was in previous to the last power-up, as defined <br> by the nonvolatile configuration register. |  |
| Dual I/O | Values of DQ1 during the first dummy clock cycle are "Don't Care." | 1 |
| Quad I/O | Values of DQ[3:1] during the first dummy clock cycle are "Don't Care." <br> In a device with a dedicated part number where RST\# is enabled, a LOW pulse on RST\# <br> resets XIP and the device to the state it was in previous to the last power-up, as defined <br> by the nonvolatile configuration register. |  |

Note: 1. In a device with a dedicated part number, memory can be reset only when the device is deselected.

## Terminating XIP After a Controller and Memory Reset

The system controller and the device can become out of synchronization if, during the life of the application, the system controller is reset without the device being reset. In such a case, the controller can reset the memory to power-on reset if the memory has reset functionality. (Reset is available in devices with a dedicated part number.)
If reset functionality is not available, has been disabled, or is not supported by the controller, the controller must execute the following sequence to terminate XIP in the memory device. In quad I/O protocol, drive $\mathrm{DQ} 0=1$ with $\mathrm{S} \#$ held LOW for seven clock cycles; S\# must driven HIGH before the eighth clock cycle. In dual I/O protocol, drive DQ0 $=1$ with S\# held LOW for 13 clock cycles; S\# must driven HIGH before the fourteenth clock cycle. If the device is in extended protocol, drive DQ0 $=1$ with S\# held LOW for 25 clock cycles; S\# must driven HIGH before the twenty-sixth clock cycle.

These sequences cause the controller to set the XIP confirmation bit to 1 , thereby terminating XIP. However, it does not reset the device or interrupt PROGRAM/ERASE operations that may be in progress.

## Power-Up and Power-Down

## Power-Up and Power-Down Requirements

At power-up and power-down, the device must not be selected; that is, S\# must follow the voltage applied on $V_{C C}$ until $V_{C C}$ reaches the correct values: $V_{C C, m i n}$ at power-up and $\mathrm{V}_{\mathrm{SS}}$ at power-down.

To avoid data corruption and inadvertent WRITE operations during power-up, a poweron reset circuit is included. The logic inside the device is held to RESET while $\mathrm{V}_{\mathrm{CC}}$ is less than the power-on reset threshold voltage shown here; all operations are disabled, and the device does not respond to any instruction. During a standard power-up phase, the device ignores all commands except READ STATUS REGISTER and READ FLAG STATUS REGISTER. These operations can be used to check the memory internal state. After power-up, the device is in standby power mode; the write enable latch bit is reset; the write in progress bit is reset; and the lock registers are configured as: (write lock bit, lock down bit) $=(0,0)$.

Normal precautions must be taken for supply line decoupling to stabilize the $V_{C C}$ supply. Each device in a system should have the $\mathrm{V}_{\mathrm{CC}}$ line decoupled by a suitable capacitor (typically 100 nF ) close to the package pins. At power-down, when $\mathrm{V}_{\mathrm{CC}}$ drops from the operating voltage to below the power-on-reset threshold voltage shown here, all operations are disabled and the device does not respond to any command.
Note: If power-down occurs while a WRITE, PROGRAM, or ERASE cycle is in progress, data corruption may result.
$\mathrm{V}_{\mathrm{PPH}}$ must be applied only when $\mathrm{V}_{\mathrm{CC}}$ is stable and in the $\mathrm{V}_{\mathrm{CC}, \text { min }}$ to $\mathrm{V}_{\mathrm{CC}, \max }$ voltage range.

Figure 33: Power-Up Timing


Table 29: Power-Up Timing and $\mathbf{V}_{\text {wII }}$ Threshold
Note 1 applies to entire table

| Symbol | Parameter | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {}} \mathrm{VTR}$ | $\mathrm{V}_{\mathrm{CC}, \min }$ to read | - | 150 | $\mu \mathrm{~s}$ |
| ${ }^{\text {}} \mathrm{VTW}$ | $\mathrm{V}_{\mathrm{CC}, \text { min }}$ to device fully accessible | - | 150 | $\mu \mathrm{~s}$ |
| $\mathrm{~V}_{\mathrm{WI}}$ | Write inhibit voltage | 1.5 | 2.5 | V |

Note: 1. Parameters listed are characterized only.

## Power Loss Rescue Sequence

If a power loss occurs during a WRITE NONVOLATILE CONFIGURATION REGISTER command, after the next power-on, the device might begin in an undetermined state (XIP mode or an unnecessary protocol). If this happens, until the next power-up, a rescue sequence must reset the device to a fixed state (extended SPI protocol without XIP). After the rescue sequence, the issue should be resolved by running the WRITE NONVOLATILE CONFIGURATION REGISTER command again. The rescue sequence is composed of two parts that must be run in the correct order. During the entire sequence, ${ }^{\text {t}}$ SHSL2 must be at least 50ns. The first part of the sequence is DQ0 (PAD DATA) and DQ3 (PAD HOLD) equal to 1 for the situations listed below:

- 7 clock cycles within S\# LOW (S\# becomes HIGH before 8th clock cycle)
-     + 13 clock cycles within S\# LOW (S\# becomes HIGH before 14 th clock cycle)
-     + 25 clock cycles within S\# LOW (S\# becomes HIGH before 26 th clock cycle)

The second part of the sequence is exiting from dual or quad SPI protocol by using the following FFh sequence: DQ0 and DQ3 equal to 1 for 8 clock cycles within S\# LOW; S\# becomes HIGH before 9th clock cycle.

After this two-part sequence the extended SPI protocol is active.

## AC Reset Specifications

Table 30: AC RESET Conditions
Note 1 applies to entire table

| Parameter | Symbol | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reset pulse width | ${ }^{\text {t } R L R H ~}{ }^{2}$ |  | 50 | - | - | ns |
| Reset recovery time | ${ }^{\text {t } R H S L ~}$ | Device deselected (S\# HIGH) and is in XIP mode | - | - | 40 | ns |
|  |  | Device deselected (S\# HIGH) and is in standby mode | - | - | 40 | ns |
|  |  | Commands are being decoded, any READ operations are in progress or any WRITE operation to volatile registers are in progress | - | - | 40 | ns |
|  |  | Any device array PROGRAM/ERASE/SUSPEND/RESUME, PROGRAM OTP, NONVOLATILE SECTOR LOCK, and ERASE NONVOLATILE SECTOR LOCK ARRAY operations are in progress | - | - | 30 | $\mu \mathrm{s}$ |
|  |  | While a WRITE STATUS REGISTER operation is in progress | - | ${ }^{\text {t }}$ W | - | ms |
|  |  | While a WRITE NONVOLATILE CONFIGURATION REGISTER operation is in progress | - | ${ }^{\text {t }}$ WNVCR | - | ms |
|  |  | On completion or suspension of a SUBSECTOR ERASE operation | - | ${ }^{\text {t }}$ SSE | - | s |
| S\# deselect to reset valid | tSHRV | Deselect to reset valid in quad output or in QIO-SPI | 2 | - | - | ns |

Notes: 1. Values are guaranteed by characterization; not $100 \%$ tested.
2. The device reset is possible but not guaranteed if ${ }^{t}$ RLRH $<50 \mathrm{~ns}$.

Figure 34: Reset AC Timing During PROGRAM or ERASE Cycle


Figure 35: Serial Input Timing


Figure 36: Write Protect Setup and Hold During WRITE STATUS REGISTER Operation (SRWD =1)


T//A Don't Care

Figure 37: Hold Timing


Figure 38: Output Timing


Figure 39: $\mathbf{V P P H}$ Timing


## Program and Erase Suspend Specifications

Table 31: Suspend Parameters

| Parameter | Condition | Typ | Max | Units | Notes |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Erase to suspend | Sector erase or erase resume to erase suspend | 700 | - | $\mu \mathrm{s}$ | 1 |
| Program to suspend | Program resume to program suspend | 5 | - | $\mu \mathrm{s}$ | 1 |
| Subsector erase to sus- <br> pend | Subsector erase or subsector erase resume to erase sus- <br> pend | 50 | - | $\mu \mathrm{s}$ | 1 |
| Suspend latency | Program | 7 | - | $\mu \mathrm{s}$ | 2 |
| Suspend latency | Subsector erase | 15 | - | $\mu \mathrm{s}$ | 2 |
| Suspend latency | Erase | 15 | - | $\mu \mathrm{s}$ | 3 |

Notes:

1. Timing is not internally controlled.
2. Any READ command accepted.
3. Any command except the following are accepted: SECTOR, SUBSECTOR, or BULK ERASE; WRITE STATUS REGISTER; WRITE NONVOLATILE CONFIGURATION REGISTER; and PROGRAM OTP.

## Absolute Ratings and Operating Conditions

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only. Exposure to absolute maximum rating and operating conditions for extended periods may adversely affect reliability. Stressing the device beyond the absolute maximum ratings may cause permanent damage.

Table 32: Absolute Ratings

| Symbol | Parameter | Min | Max | Units | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |  |
| $\mathrm{T}_{\text {LEAD }}$ | Lead temperature during soldering | - | See note 1 | ${ }^{\circ} \mathrm{C}$ |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | -0.6 | 4.0 | V |  |
| $\mathrm{~V}_{\text {PP }}$ | Fast program/erase voltage | -0.2 | 10 | V |  |
| $\mathrm{~V}_{\text {IO }}$ | Input/output voltage with respect to ground | -0.6 | $\mathrm{~V}_{\mathrm{CC}}+0.6$ | V | 2 |
| $\mathrm{~V}_{\text {ESD }}$ | Electrostatic discharge voltage <br> (human body model) | -2000 | 2000 | V | 3 |

Notes: 1. Compliant with JEDEC Standard J-STD-020C (for small-body, Sn-Pb or Pb assembly), RoHS, and the European directive on Restrictions on Hazardous Substances (RoHS) 2002/95/EU.
2. For periods of less than $2 \mathrm{~ns}, \mathrm{~V}_{\mathrm{IL}}$ can undershoot to -1.0 V and $\mathrm{V}_{\mathrm{IH}}$ can overshoot to $\mathrm{V}_{\mathrm{CC}}+$ 1.0V.
3. JEDEC Standard JESD22-A114A ( $C 1=100 \mathrm{pF}, \mathrm{R} 1=1500 \Omega$, $\mathrm{R} 2=500 \Omega$ ).

Table 33: Operating Conditions

| Symbol | Parameter | Min | Max | Units |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 2.7 | 3.6 | V |
| $\mathrm{~V}_{\mathrm{PPH}}$ | Supply voltage on $\mathrm{V}_{\mathrm{PP}}$ | 8.5 | 9.5 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Ambient operating temperature | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Ambient operating temperature, automotive | -40 | 125 | ${ }^{\circ} \mathrm{C}$ |

Table 34: Input/Output Capacitance
Note 1 applies to entire table

| Symbol | Description | Test Condition | Min | Max | Units |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN} / \mathrm{OUT}}$ | Input/output capacitance <br> (DQ0/DQ1/DQ2/DQ3) | $\mathrm{V}_{\mathrm{OUT}}=0 \mathrm{~V}$ | - | 8 | pF |
| $\mathrm{C}_{\mathrm{IN}}$ | Input capacitance (other pins) | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | - | 6 | pF |

Note: 1. These parameters are sampled only, not $100 \%$ tested. $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ at 54 MHz .

Table 35: AC Timing Input/Output Conditions

| Symbol | Description | Min | Max | Units | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{L}}$ | Load capacitance | 30 | 30 | pF | 1 |
|  | Input rise and fall times | - | 5 | ns |  |
|  | Input pulse voltages | $0.2 \mathrm{~V}_{\mathrm{CC}}$ to $0.8 \mathrm{~V}_{\mathrm{CC}}$ | V | 2 |  |
|  | Input timing reference voltages | $0.3 \mathrm{~V}_{\mathrm{CC}}$ to $0.7 \mathrm{~V}_{\mathrm{CC}}$ | V |  |  |
|  | Output timing reference voltages | $\mathrm{V}_{\mathrm{CC}} / 2$ | $\mathrm{~V}_{\mathrm{CC}} / 2$ | V |  |

Notes: 1. Output buffers are configurable by user.
2. For quad/dual operations: OV to $\mathrm{V}_{\mathrm{CC}}$.

Figure 40: AC Timing Input/Output Reference Levels


Note: 1. $0.8 \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC}}$ for dual/quad operations; $0.2 \mathrm{~V}_{\mathrm{CC}}=0 \mathrm{~V}$ for dual/quad operations.

## DC Characteristics and Operating Conditions

Table 36: DC Current Characteristics and Operating Conditions

| Parameter | Symbol | Test Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input leakage current | $\mathrm{I}_{\mathrm{LI}}$ | - | - | $\pm 2$ | $\mu \mathrm{A}$ |
| Output leakage current | $\mathrm{I}_{\text {LO }}$ | - | - | $\pm 2$ | $\mu \mathrm{A}$ |
| Standby current | $\mathrm{I}_{\mathrm{CC1}}$ | $\mathrm{S}=\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{CC}}$ | - | 100 | $\mu \mathrm{A}$ |
| Standby current (automotive) | $\mathrm{I}_{\mathrm{CC1}}$ | $\mathrm{S}=\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{CC}}$ | - | 150 | $\mu \mathrm{A}$ |
| Operating current (fast-read extended I/O) | $\mathrm{I}_{\text {CC3 }}$ | $\begin{gathered} \mathrm{C}=0.1 \mathrm{~V}_{\mathrm{CC}} / 0.9 \mathrm{~V}_{\mathrm{CC}} \text { at } 108 \mathrm{MHz}, \mathrm{DQ} 1 \\ =\text { open } \end{gathered}$ | - | 15 | mA |
|  |  | $\begin{gathered} \mathrm{C}=0.1 \mathrm{~V}_{\mathrm{CC}} / 0.9 \mathrm{~V}_{\mathrm{Cc}} \text { at } 54 \mathrm{MHz}, \mathrm{DQ} 1 \\ =\text { open } \end{gathered}$ | - | 6 | mA |
| Operating current (fast-read dual I/O) |  | $\mathrm{C}=0.1 \mathrm{~V}_{\mathrm{CC}} / 0.9 \mathrm{~V}_{\mathrm{CC}}$ at 108 MHz | - | 18 | mA |
| Operating current (fast-read quad I/O) |  | $\mathrm{C}=0.1 \mathrm{~V}_{\mathrm{CC}} / 0.9 \mathrm{~V}_{\mathrm{CC}}$ at 108 MHz | - | 20 | mA |
| Operating current (program) | $\mathrm{I}_{\text {CC4 }}$ | $\mathrm{SH}=\mathrm{V}_{\mathrm{CC}}$ | - | 20 | mA |
| Operating current (write status register) | $\mathrm{I}_{\text {CC5 }}$ | $\mathrm{SH}=\mathrm{V}_{\mathrm{Cc}}$ | - | 20 | mA |
| Operating current (erase) | $\mathrm{I}_{\text {CC6 }}$ | $\mathrm{SH}=\mathrm{V}_{\mathrm{CC}}$ | - | 20 | mA |

Table 37: DC Voltage Characteristics and Operating Conditions

| Parameter | Symbol | Conditions | Min | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input low voltage | $\mathrm{V}_{\mathrm{IL}}$ |  | -0.5 | $0.3 \mathrm{~V}_{\mathrm{CC}}$ | V |
| Input high voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | $0.7 \mathrm{~V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}+0.4$ | V |
| Output low voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ | - | 0.4 | V |
| Output high voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{CC}}-0.2$ | - | V |

## AC Characteristics and Operating Conditions

Table 38: AC Characteristics and Operating Conditions

| Parameter | Symbol | Min | Typ ${ }^{1}$ | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock frequency for all commands other than READ (SPI-ER, QIO-SPI protocol) | ${ }^{\mathrm{f}} \mathrm{C}$ | DC | - | 108 | MHz |  |
| Clock frequency for READ commands | ${ }^{\mathrm{f}} \mathrm{R}$ | DC | - | 54 | MHz |  |
| Clock HIGH time | ${ }^{\text {t }} \mathrm{CH}$ | 4 | - | - | ns | 2 |
| Clock LOW time | ${ }^{\text {t }} \mathrm{CL}$ | 4 | - | - | ns | 1 |
| Clock rise time (peak-to-peak) | ${ }^{\text {t }} \mathrm{CLCH}$ | 0.1 | - | - | V/ns | 3, 4 |
| Clock fall time (peak-to-peak) | ${ }^{\text {t }} \mathrm{CHCL}$ | 0.1 | - | - | V/ns | 3, 4 |
| S\# active setup time (relative to clock) | ${ }^{\text {t }}$ LCH | 4 | - | - | ns |  |
| S\# not active hold time (relative to clock) | ${ }^{\text {t }} \mathrm{CHSL}$ | 4 | - | - | ns |  |
| Data in setup time | ${ }^{\text {t }}$ DVCH | 2 | - | - | ns |  |
| Data in hold time | ${ }^{\text {t }}$ CHDX | 3 | - | - | ns |  |
| S\# active hold time (relative to clock) | ${ }^{\text {t }} \mathrm{CHSH}$ | 4 | - | - | ns |  |
| S\# not active setup time (relative to clock) | ${ }^{\text {t }} \mathrm{SHCH}$ | 4 | - | - | ns |  |
| S\# deselect time after a READ command | ${ }^{\text {tSHSL1 }}$ | 20 | - | - | ns |  |
| S\# deselect time after a nonREAD command | ${ }^{\text {tSHSL2 }}$ | 50 | - | - | ns |  |
| Output disable time | ${ }^{\text {t }}$ HMQZ | - | - | 8 | ns | 3 |
| Clock LOW to output valid under 30pF | ${ }^{\text {t }}$ CLQV | - | - | 7 | ns |  |
| Clock LOW to output valid under 10pF |  | - | - | 5 | ns |  |
| Output hold time (clock LOW) | ${ }^{\text {t }}$ CLQX | 1 | - | - | ns |  |
| Output hold time (clock HIGH) | ${ }^{\text {t }} \mathrm{CHQX}$ | 1 | - | - | ns |  |
| HOLD command setup time (relative to clock) | ${ }^{\text {t }} \mathrm{HLCH}$ | 4 | - | - | ns |  |
| HOLD command hold time (relative to clock) | ${ }^{\text {t }} \mathrm{CHHH}$ | 4 | - | - | ns |  |
| HOLD command setup time (relative to clock) | ${ }^{\text {t }} \mathrm{HHCH}$ | 4 | - | - | ns |  |
| HOLD command hold time (relative to clock) | ${ }^{\text {t }} \mathrm{CHHL}$ | 4 | - | - | ns |  |
| HOLD command to output Low-Z | ${ }^{\text {t }} \mathrm{HHQX}$ | - | - | 8 | ns | 3 |
| HOLD command to output High-Z | ${ }^{\text {the }}$ LQ | - | - | 8 | ns | 3 |
| Write protect setup time | ${ }^{\text {tW WHSL }}$ | 20 | - | - | ns | 5 |
| Write protect hold time | ${ }^{\text {tS }}$ HWL | 100 | - | - | ns | 5 |
| Enhanced VPPH HIGH to S\# LOW for extended and dual I/O page program | ${ }^{\text {tVPPHSL }}$ | 200 | - | - | ns | 6 |
| WRITE STATUS REGISTER cycle time | ${ }^{\text {tW }}$ | - | 1.3 | 8 | ms |  |
| Write NONVOLATILE CONFIGURATION REGISTER cycle time | ${ }^{\text {t }}$ WNVCR | - | 0.2 | 3 | s |  |
| CLEAR FLAG STATUS REGISTER cycle time | ${ }^{\text {t }}$ CFSR | - | 40 | - | ns |  |
| WRITE VOLATILE CONFIGURATION REGISTER cycle time | ${ }^{\text {t }}$ WVCR | - | 40 | - | ns |  |
| WRITE VOLATILE ENHANCED CONFIGURATION REGISTER cycle time | ${ }^{\text {t WRVECR }}$ | - | 40 | - | ns |  |

64Mb, 3V, Multiple I/O Serial Flash Memory AC Characteristics and Operating Conditions

Table 38: AC Characteristics and Operating Conditions (Continued)

| Parameter | Symbol | Min | Typ ${ }^{1}$ | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PAGE PROGRAM cycle time (256 bytes) | ${ }^{\text {tPP }}$ | - | 0.5 | 5 | ms | 7 |
| PAGE PROGRAM cycle time ( $n$ bytes) |  | - | $\begin{gathered} \hline \operatorname{int}(\mathrm{n} / 8) \times \\ 0.015^{8} \end{gathered}$ | 5 | ms | 7 |
| PAGE PROGRAM cycle time, $\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{PPH}}$ ( 256 bytes) |  | - | 0.4 | 5 | ms | 7 |
| PROGRAM OTP cycle time (64 bytes) |  | - | 0.2 | - | ms | 7 |
| Subsector ERASE cycle time | ${ }^{\text {t }}$ SSE | - | 0.25 | 0.8 | s |  |
| Sector ERASE cycle time | ${ }^{\text {t }}$ SE | - | 0.7 | 3 | s |  |
| Sector ERASE cycle time ( with $\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{PPH}}$ ) |  | - | 0.6 | 3 | S |  |
| Bulk ERASE cycle time | ${ }^{t} \mathrm{BE}$ | - | 60 | 120 | 5 |  |
| Bulk ERASE cycle time (with $\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\text {PPH }}$ ) |  | - | 50 | 120 | 5 |  |

Notes: 1. Typical values given for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
2. ${ }^{\mathrm{t}} \mathrm{CH}+{ }^{\mathrm{t}} \mathrm{CL}$ must add up to $1 /{ }^{\mathrm{f}} \mathrm{C}$.
3. Value guaranteed by characterization; not $100 \%$ tested.
4. Expressed as a slew-rate.
5. Only applicable as a constraint for a WRITE STATUS REGISTER command when STATUS REGISTER WRITE is set to 1 .
6. $\mathrm{V}_{\text {PPH }}$ should be kept at a valid level until the PROGRAM or ERASE operation has completed and its result (success or failure) is known.
7. When using the PAGE PROGRAM command to program consecutive bytes, optimized timings are obtained with one sequence including all the bytes versus several sequences of only a few bytes ( $1<n<256$ ).
8. $\operatorname{int}(A)$ corresponds to the upper integer part of $A$. For example int $(12 / 8)=2, \operatorname{int}(32 / 8)=4$ $\operatorname{int}(15.3)=16$.

## 64Mb, 3V, Multiple I/O Serial Flash Memory Package Dimensions

## Package Dimensions

Figure 41: V-PDFN-8 6mm x 5mm (MLP8) - Package Code: F6


## 64Mb, 3V, Multiple I/O Serial Flash Memory Package Dimensions

Figure 42: V-PDFN-8 8mm x 6mm (MLP8) - Package Code: F8


Notes: 1. All dimensions are in millimeters.
2. See Part Number Ordering Information for complete package names and details.

Figure 43: T-PBGA-24b05 6mm x 8mm - Package Code: 12


Notes: 1. All dimensions are in millimeters.
2. See Part Number Ordering Information for complete package names and details.

Figure 44: T-PBGA-24b05 6mm x 8mm - Package Code: 14


24X Ø0.4


Notes: 1. All dimensions are in millimeters.
2. See Part Number Ordering Information for complete package names and details.

Figure 45: SOP2-16 (300 mils body width) - Package Code: SF


Figure 46: SOP2-8 (208 mils body width) - Package Code: SE


Notes: 1. All dimensions are in millimeters.
2. See Part Number Ordering Information for complete package names and details.

Figure 47: XF-SCSP-8/2.93mm x 3.5mm - Package Code: 53


12X 00.3 Dimensions apply to solder balls postreflow on $\varnothing 0.3 \pm 0.004$


Notes: 1. All dimensions are in millimeters.
2. See Part Number Ordering Information for complete package names and details.

## 64Mb, 3V, Multiple I/O Serial Flash Memory Part Number Ordering Information

## Part Number Ordering Information

Micron Serial NOR Flash devices are available in different configurations and densities. Verify valid part numbers by using Micron's part catalog search at micron.com. To compare features and specifications by device type, visit micron.com/products. Contact the factory for devices not found.

For more information on how to identify products and top-side marking by the process identification letter, refer to technical note TN-12-24, "Serial Flash Memory Device Marking for the M25P, M25PE, M25PX, and N25Q Product Families."

Table 39: Part Number Information

| Part Number Category | Category Details | Notes |
| :---: | :---: | :---: |
| Device type | N25Q = Serial NOR Flash memory, Multiple Input/Output (Single, Dual, Quad I/O), XIP |  |
| Density | $064=64 \mathrm{Mb}$ |  |
| Technology | $\mathrm{A}=65 \mathrm{~nm}$ |  |
| Feature set | 1 = Byte addressability; HOLD pin; Micron XIP |  |
|  | 2 = Byte addressability; HOLD pin; Basic XIP |  |
|  | 3 = Byte addressability; RST\# pin; Micron XIP |  |
|  | 4 = Byte addressability; RST\# pin; Basic XIP |  |
| Operating voltage | $3=\mathrm{V}_{\mathrm{CC}}=2.7$ to 3.6 V |  |
| Block structure | $\mathrm{E}=$ Uniform (64KB and 4KB) |  |
| Package (RoHS-compliant) | $\begin{aligned} & \text { F6 = V-PDFN-8 } 6 \mathrm{~mm} \times 5 \mathrm{~mm}(\text { MLP8 } 6 \mathrm{~mm} \times 5 \mathrm{~mm}) \\ & \text { F8 }=\text { V-PDFN-8 } 8 \mathrm{~mm} \times 6 \mathrm{~mm}(\text { MLP8 } 8 \mathrm{~mm} \times 6 \mathrm{~mm}) \\ & 12=\text { T-PBGA-24b05 } 6 \mathrm{~mm} \times 8 \mathrm{~mm} \\ & 14=\text { T-PBGA-24b05 } 6 \mathrm{~mm} \times 8 \mathrm{~mm}, 4 \times 6 \text { ball array } \\ & \text { SF }=\text { SOP2-16 } 300 \text { mils body width }(\text { SO16W }) \\ & \text { SE }=\text { SOP2-8 } 208 \text { mils body width (SO8W) } \\ & 53=\text { XF-SCSP-8/2.93mm } \times 3.5 \mathrm{~mm}(\text { XFCSP }) \end{aligned}$ |  |
| Temperature and test flow | $4=\mathrm{IT}:-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; Device tested with standard test flow <br> A = Automotive temperature range: -40 to $+125^{\circ} \mathrm{C}$; Device tested with high reliability certified test flow <br> $\mathrm{H}=\mathrm{IT}$ : $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; Device tested with high reliability certified test flow |  |
| Security features | 0 = Default | 1 |
| Shipping material | $\begin{aligned} & \mathrm{E}=\text { Tray } \\ & \mathrm{F}=\text { Tape and reel } \\ & \mathrm{G}=\text { Tube } \end{aligned}$ |  |

Note: 1. Additional secure options are available upon customer request.

Table 40: Package Details

| Micron SPI and JEDEC Package Name | Shortened Package Name | Package Description | M25P <br> M45PE <br> Symbol | N25Q <br> Symbol | M25P M45PE Package Names | Alternate Package Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { V-PDFN-8 } \\ 6 \mathrm{~mm} \times 5 \mathrm{~mm} \end{gathered}$ | DFN/6mm x 5 mm | Very thin, plastic small-outline, 8 terminal pads (no leads), $6 \mathrm{~mm} \times 5 \mathrm{~mm}$ | MP | F6 | MLP8, DFN8, VDFPN8, VFQFPN8 | V-PSON $1-8 / 6 \mathrm{~mm}$ <br> x 5 mm, VSON |
| $\begin{gathered} \text { V-PDFN-8 } \\ 8 \mathrm{~mm} \times 6 \mathrm{~mm} \end{gathered}$ | $\begin{gathered} \text { DFN/8mm x } \\ 6 \mathrm{~mm} \end{gathered}$ | Very thin, plastic small outline, 8 terminal pads (no leads), $8 \mathrm{~mm} \times 6 \mathrm{~mm}$ | ME | F8 | MLP8, VDFPN8 | V-PSON1-8/8mm <br> x 6 mm , VSON |
| T-PBGA24b05/6mm x 8 mm | TBGA 24 | Thin plastic ball grid array, 24 balls, $6 \mathrm{~mm} \times 8 \mathrm{~mm}$ | ZM | 12 | TBGA24 6mm x 8 mm | - |
| T-PBGA24b05/6mm x 8 mm $4 \times 6$ ball array | TBGA 24 | Thin plastic ball grid array, 24 balls, $6 \mathrm{~mm} \times 8 \mathrm{~mm}$, $4 \times 6$ ball array | - | 14 | TBGA24 6mm x 8 mm $4 \times 6$ ball array | - |
| $\begin{gathered} \hline \text { SOP2-16/ } \\ 300 \mathrm{mil} \end{gathered}$ | SO16W | Small-outline integrated circuit, 16 pins, wide ( 300 mil ) | MF | SF | SO16 wide 300 mil body width | SOIC-16/300 mil, SOP 16L 300 mil |
| $\begin{gathered} \text { SOP2- } 8 / \\ 208 \mathrm{mil} \end{gathered}$ | SO8W | Small-outline integrated circuit, 8-pins, wide ( 208 mil ) | MW | SE | SO8 wide 208 mil body width | SOIC-8/208 mil, SOP 8L 200 mil |
| $\begin{gathered} \text { XF-SCSP-8/ } \\ 2.93 \mathrm{~mm} \mathrm{x} \\ 3.5 \mathrm{~mm} \end{gathered}$ | XFCSP | Wafer level, chip-scale package, 12 balls ( 8 active balls ), $2.93 \mathrm{~mm} \times 3.5 \mathrm{~mm} \times 0.41 \mathrm{~mm}$ | - | 53 | - | WLCSP |

## Revision History

Rev. 0 - 02/2018

- Added Important Notes and Warnings section for further clarification aligning to industry standards

Rev. N - 10/2014

- Reviewed Table 11 Bit 3 settings
- Added Standby current $\mathrm{I}_{\mathrm{cc} 1}$ for automotive
- Reviewed the SFDP table
- Changed the title of figure 6 to "12-Ball XF-SCSP, $4 \times 6$ (Balls Down)"


## Rev. M - 01/2014

- Replaced F6 package


## Rev. L - 10/2013

- Added QGGS ballout and XFCSP package information

Rev. K - 08/2013

- Added T-PBGA-24b05 $6 \mathrm{~mm} \times 8 \mathrm{~mm}, 4 \times 6$ ball array ballout and package information

Rev. J - 01/2013

- Updated HOLD\# description in Signal Description table
- Updated SOP2-8 (208 mils body width) - Package Code: SE in Package Dimensions
- Updated the READ ID Operation figure in READ ID Operations
- Updated ERASE Operations
- Added link to part number chart in Part Number Ordering Information
- Updated part numbers in Features

Rev. I-10/2012

- Updated ${ }^{\text {tBE f }}$ from 250 to 120 in AC Characteristics and Operating Conditions.

Rev. H-07/2012

- Updated part numbers

Rev. G - 06/2012

- Updated ${ }^{\text {tSSE specification in AC Reset Conditions table }}$


## Rev. F, Production - 10/2011

- Micron rebrand


## Rev. E, Production - 07/2011

- Revised SO8W package dimensions


## 64Mb, 3V, Multiple I/O Serial Flash Memory Revision History

Rev. D - 01/2011

- Revised SO8W package dimensions

Rev. C - 11/2010

- In Ordering Information, changed the following: - E = Uniform (Uniform 4KB subsector erase and Uniform 64KB sector erase)

Rev. B - 10/2010

- Updated package information

Rev. A - 05/2010

- Initial release

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-4000 www.micron.com/products/support Sales inquiries: 800-932-4992 Micron and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners.
This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.

