

Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of http://www.nxp.com, http://www.nxp.com, http://www.nexperia.com, http://www.nexperia.com)

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use salesaddresses@nexperia.com (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

PHT8N06LT

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope suitable for surface mounting. The device features very low on-state resistance and has integral zener diodes giving ESD protection. It is intended for use in DC-DC converters and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V _{DS} I _D P _{tot} T _j R _{DS(ON)}	Drain-source voltage Drain current Total power dissipation Junction temperature Drain-source on-state resistance V _{GS} = 5 V	55 7.5 1.8 150 80	V A W °C mΩ


PINNING - SOT223

PIN	DESCRIPTION	
1	gate	
2	drain	
3	source	
4	drain (tab)	

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	55	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	55	V
±V _{GS}	Gate-source voltage	-	-	13	V
I _D	Drain current (DC)	$T_{sp} = 25 ^{\circ}C$	-	7.5	Α
l _D	Drain current (DC)	On PCB in Fig.2	-	3.5	Α
I _D	Drain current (DC)	T_{amb} = 25 °C On PCB in Fig.2 T_{amb} = 100 °C	-	2.2	А
I _{DM}	Drain current (pulse peak value)	$T_{sp} = 25 ^{\circ}C$	-	40	Α
P _{tot}	Total power dissipation	$T_{sp}^{op} = 25 ^{\circ}C$	-	8.3	W
P _{tot}	Total power dissipation	On PCB in Fig.2	-	1.8	W
T_{stg},T_{j}	Storage & operating temperature	T _{amb} = 25 °C	- 55	150	°C

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _C	Electrostatic discharge capacitor voltage	Human body model (100 pF, 1.5 kΩ)	1	2	kV

PHT8N06LT

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
R _{th j-sp}		Mounted on any PCB	12	15	K/W
R _{th j-amb}		Mounted on PCB of Fig.17	-	70	K/W

STATIC CHARACTERISTICS

T_i= 25°C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{(BR)DSS}	Drain-source breakdown	$V_{GS} = 0 \text{ V}; I_D = 0.25 \text{ mA}$	55	-	-	V
` '	voltage	$T_{i} = -55^{\circ}C$	50	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}$; $I_D = 1 \text{ mA}$	1.0	1.5	2.0	V
		T _j = 150°C T _i = -55°C	0.6	-	-	V
		T _i = -55°C	: -	-	2.3	V
I _{DSS}	Zero gate voltage drain current	$V_{DS} = 55 \text{ V}; V_{GS} = 0 \text{ V};$	-	0.05	10	μΑ
		$T_{i} = 150^{\circ}C$: -	-	100	μΑ
I _{GSS}	Gate source leakage current	$V_{GS} = \pm 5 \text{ V}$	-	0.02	1	μA
	_	$T_{i} = 150^{\circ}C$: -	-	5	μΑ
±V _{(BR)GSS}	Gate source breakdown voltage	$I_{G} = \pm 1 \text{ mA}$	10	-	-	·V
R _{DS(ON)}	Drain-source on-state	$V_{GS} = 5 \text{ V}; I_{D} = 5 \text{ A}$	-	65	80	mΩ
(-1.1)	resistance	$T_{j} = 150^{\circ}C$; -	-	148	$m\Omega$

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25$ °C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g fs	Forward transconductance	$V_{DS} = 25 \text{ V}; I_D = 5 \text{ A}; T_j = 25^{\circ}\text{C}$	4	-	-	S
$\begin{matrix} Q_{g(tot)} \\ Q_{gs} \\ Q_{gd} \end{matrix}$	Total gate charge Gate-source charge Gate-drain (Miller) charge	$I_D = 7 \text{ A}; V_{DD} = 44 \text{ V}; V_{GS} = 5 \text{ V}$	-	11.2 2.2 5	-	n n O O O
C _{iss} C _{oss} C _{rss}	Input capacitance Output capacitance Feedback capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 25 \text{ V}; f = 1 \text{ MHz}$	- - -	500 110 60	650 135 85	pF pF pF
$t_{d \text{ on}}$ t_{r} $t_{d \text{ off}}$ t_{f}	Turn-on delay time Turn-on rise time Turn-off delay time Turn-off fall time	$V_{DD} = 30 \text{ V}; I_D = 7 \text{ A};$ $V_{GS} = 5 \text{ V}; R_G = 10 \Omega;$ $T_j = 25^{\circ}\text{C}$	- - -	10 30 30 30	15 50 45 40	ns ns ns ns

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_i = -55$ to 175°C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I _{DR}	Continuous reverse drain current	$T_{sp} = 25^{\circ}C$	-	-	7.5	Α
I _{DRM}	Pulsed reverse drain current	$T_{sp} = 25^{\circ}C$ $I_{F} = 5 \text{ A}; V_{GS} = 0 \text{ V}$	-	-	40	A
V_{SD}	Diode forward voltage	$I_F = 5 A$, $V_{GS} = 0 V$	-	0.85	1.1	V
t _{rr}	Reverse recovery time Reverse recovery charge	$I_F = 5 \text{ A}; -dI_F/dt = 100 \text{ A/}\mu\text{s};$ $V_{GS} = -10 \text{ V}; V_R = 30 \text{ V}$	-	38 0.2	-	ns μC
Q_{rr}	Reverse recovery charge	$V_{GS} = -10 \text{ V}, V_R = 30 \text{ V}$	-	0.2	-	μΟ


PHT8N06LT


AVALANCHE LIMITING VALUE


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W _{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 2.5 \text{ A}; V_{DD} \le 25 \text{ V};$ $V_{GS} = 5 \text{ V}; R_{GS} = 50 \Omega; T_{sp} = 25 \text{ °C}$	-	-	30	mJ


TrenchMOSTM transistor Logic level FET

PHT8N06LT











RDS(ON)/mOhr







75 70 L 15


Fig.6. Typical on-state resistance, $T_i = 25$ °C. $R_{DS(ON)} = f(I_D)$; parameter V_{GS}


January 1998 4 Rev 1.100


PHT8N06LT
















Philips Semiconductors Product specification


TrenchMOS™ transistor Logic level FET

PHT8N06LT




WDSS% 80 100 Tmb/°C Fig.15. Normalised avalanche energy rating. $W_{DSS}\% = f(T_{SD})$; conditions: $I_D = 2.5 \text{ A}$





PHT8N06LT


PRINTED CIRCUIT BOARD



TrenchMOSTM transistor Logic level FET

PHT8N06LT

MECHANICAL DATA



- Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent damage to MOS gate oxide.
 Refer to surface mounting instructions for SOT223 envelope.
- 3. Epoxy meets UL94 V0 at 1/8".

Philips Semiconductors Product specification

TrenchMOS™ transistor Logic level FET

PHT8N06LT

DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limitim manalana	

Limiting values

Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and does not form part of the specification.

© Philips Electronics N.V. 1998

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, it is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.