# 74AHC139; 74AHCT139

### **Dual 2-to-4 line decoder/demultiplexer**

Rev. 02 — 9 May 2008

**Product data sheet** 

### 1. General description

The 74AHC139; 74AHCT139 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7-A.

The 74AHC139; 74AHCT139 is a high-speed, dual 2-to-4 line decoder/demultiplexer. This device has two independent decoders, each accepting two binary weighted inputs (nA0 and nA1) and providing four mutually exclusive active LOW outputs ( $n\overline{Y}$ 0 to  $n\overline{Y}$ 3). Each decoder has an active LOW enable input ( $n\overline{E}$ ). When  $n\overline{E}$  is HIGH, every output is forced HIGH. The enable input can be used as the data input for a 1-to-4 demultiplexer application.

The 74AHC139; 74AHCT139 is identical to the HEF4556 of the HE4000B family.

#### 2. Features

- Balanced propagation delays
- All inputs have Schmitt-trigger actions
- Inputs accept voltages higher than V<sub>CC</sub>
- Input levels:
  - ◆ For 74AHC139: CMOS level
  - ◆ For 74AHCT139: TTL level
- ESD protection:
  - ◆ HBM EIA/JESD22-A114E exceeds 2000 V
  - MM EIA/JESD22-A115-A exceeds 200 V
  - ◆ CDM EIA/JESD22-C101C exceeds 1000 V
- Multiple package options
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C

### 3. Ordering information

Table 1. Ordering information


Type number	Package								
	Temperature range	Name	Description	Version					
74AHC139	'								
74AHC139D	–40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1					
74AHC139PW	–40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1					




 Table 1.
 Ordering information ...continued

Type number	Package								
	Temperature range	Name	Description	Version					
74AHCT139									
74AHCT139D	–40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1					
74AHCT139PW	–40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1					


### 4. Functional diagram





### 5. Pinning information

### 5.1 Pinning



### 5.2 Pin description

Table 2. Pin description

Symbol         Pin         Description           1Ē         1         enable input (active LOW)           1A0         2         address input           1A1         3         address input           1Ȳ0         4         output           1Ȳ2         5         output           1Ȳ3         7         output           GND         8         ground (0 V)           2Ȳ3         9         output           2Ȳ2         10         output           2Ȳ1         11         output           2Ȳ0         12         output           2A1         13         address input           2A0         14         address input           2E         15         enable input (active LOW)           Vcc         16         supply voltage			
1A02address input1A13address input $1\overline{Y}0$ 4output $1\overline{Y}1$ 5output $1\overline{Y}2$ 6output $1\overline{Y}3$ 7outputGND8ground $(0 \ V)$ $2\overline{Y}3$ 9output $2\overline{Y}2$ 10output $2\overline{Y}1$ 11output $2\overline{Y}0$ 12output $2A1$ 13address input $2A0$ 14address input (active LOW)	Symbol	Pin	Description
1A1         3         address input           1\bar{Y}0         4         output           1\bar{Y}1         5         output           1\bar{Y}2         6         output           6         output         Output           6ND         8         ground (0 V)           2\bar{Y}3         9         output           2\bar{Y}2         10         output           2\bar{Y}1         11         output           2\bar{Y}0         12         output           2A1         13         address input           2A0         14         address input           2\bar{E}         15         enable input (active LOW)	1Ē	1	enable input (active LOW)
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	1A0	2	address input
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	1A1	3	address input
$1\overline{Y}2$ 6output $1\overline{Y}3$ 7outputGND8ground (0 V) $2\overline{Y}3$ 9output $2\overline{Y}2$ 10output $2\overline{Y}1$ 11output $2\overline{Y}0$ 12output2A113address input2A014address input (active LOW)	1 <u>Y</u> 0	4	output
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1 <u>\text{Y}</u> 1	5	output
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	1 <u>Y</u> 2	6	output
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1 <del>\overline{Y}</del> 3	7	output
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	GND	8	ground (0 V)
2\overline{\text{7}}1       11       output         2\overline{\text{7}}0       12       output         2A1       13       address input         2A0       14       address input         2\overline{\text{E}}       15       enable input (active LOW)	2 <del>\overline{Y}</del> 3	9	output
2\overline{Y}0         12         output           2A1         13         address input           2A0         14         address input           2\overline{E}         15         enable input (active LOW)	2 <u>Y</u> 2	10	output
2A1       13       address input         2A0       14       address input         2E       15       enable input (active LOW)	2 <u>Y</u> 1	11	output
2A0         14         address input           2E         15         enable input (active LOW)	2 <del>Y</del> 0	12	output
2E 15 enable input (active LOW)	2A1	13	address input
	2A0	14	address input
V <sub>CC</sub> 16 supply voltage	2Ē	15	enable input (active LOW)
	$V_{CC}$	16	supply voltage

4 of 14

### **Functional description**

Function table[1] Table 3.

Control	Input		Output	Output					
nΕ	nA0	nA1	n₹0	n <del></del> ₹1	n <del></del> ₹2	n <del></del> ₹3			
Н	Χ	X	Н	Н	Н	Н			
L	L	L	L	Н	Н	Н			
	Н	L	Н	L	Н	Н			
	L	Н	Н	Н	L	Н			
	Н	Н	Н	Н	Н	L			

<sup>[1]</sup> H = HIGH voltage level;

### **Limiting values**

**Limiting values** 

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC}$	supply voltage		-0.5	+7.0	V
$V_{I}$	input voltage		-0.5	+7.0	V
I <sub>IK</sub>	input clamping current	$V_1 < -0.5 \text{ V}$	<u>[1]</u> –20	-	mA
I <sub>OK</sub>	output clamping current	$V_O < -0.5 \text{ V or } V_O > V_{CC} + 0.5 \text{ V}$	<u>[1]</u> –20	+20	mA
lo	output current	$V_O = -0.5 \text{ V to } (V_{CC} + 0.5 \text{ V})$	-25	+25	mA
I <sub>CC</sub>	supply current		-	+75	mA
$I_{GND}$	ground current		<b>-75</b>	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40  ^{\circ}\text{C}$ to +125 $^{\circ}\text{C}$	[2] _	500	mW

<sup>[1]</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

**Product data sheet** 

L = LOW voltage level;

X = don't care.

<sup>[2]</sup> For SO16 packages: above 70 °C the value of Ptot derates linearly at 8 mW/K. For TSSOP16 packages: above 60 °C the value of Ptot derates linearly at 5.5 mW/K.

5 of 14

### **Recommended operating conditions**

Table 5. **Operating conditions** 

	oporating containent					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
74AHC1	39					
V <sub>CC</sub>	supply voltage		2.0	5.0	5.5	V
VI	input voltage		0	-	5.5	V
Vo	output voltage		0	-	$V_{CC}$	V
T <sub>amb</sub>	ambient temperature		-40	+25	+125	°C
$\Delta t/\Delta V$	input transition rise and fall rate	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	-	-	100	ns/V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	-	-	20	ns/V
74AHCT	139					
$V_{CC}$	supply voltage		4.5	5.0	5.5	V
VI	input voltage		0	-	5.5	V
Vo	output voltage		0	-	$V_{CC}$	V
T <sub>amb</sub>	ambient temperature		-40	+25	+125	°C
Δt/ΔV	input transition rise and fall rate	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	-	-	20	ns/V

### **Static characteristics**

**Static characteristics** 

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	25 °C		-40 °C to +85 °C		-40 °C to +125 °C		Unit	
			Min	Тур	Max	Min	Max	Min	Max	
74AHC1	39									
V <sub>IH</sub>	HIGH-level	V <sub>CC</sub> = 2.0 V	1.5	-	-	1.5	-	1.5	-	V
	input voltage	V <sub>CC</sub> = 3.0 V	2.1	-	-	2.1	-	2.1	-	V
		V <sub>CC</sub> = 5.5 V	3.85	-	-	3.85	-	3.85	-	V
V <sub>IL</sub>	V <sub>IL</sub> LOW-level input voltage	V <sub>CC</sub> = 2.0 V	-	-	0.5	-	0.5	-	0.5	V
		V <sub>CC</sub> = 3.0 V	-	-	0.9	-	0.9	-	0.9	V
		V <sub>CC</sub> = 5.5 V	-	-	1.65	-	1.65	-	1.65	V
OII	HIGH-level	$V_I = V_{IH}$ or $V_{IL}$								
	output voltage	$I_{O} = -50 \mu A; V_{CC} = 2.0 V$	1.9	2.0	-	1.9	-	1.9	-	V
		$I_{O} = -50 \mu A; V_{CC} = 3.0 V$	2.9	3.0	-	2.9	-	2.9	-	V
		$I_{O} = -50 \mu A; V_{CC} = 4.5 V$	4.4	4.5	-	4.4	-	4.4	-	V
		$I_O = -4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.58	-	-	2.48	-	2.40	-	V
		$I_{O} = -8.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.94	-	-	3.80	-	3.70	-	V
V <sub>OL</sub>	LOW-level	$V_I = V_{IH}$ or $V_{IL}$								
	output voltage	$I_O = 50 \mu A; V_{CC} = 2.0 \text{ V}$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 50 \mu A; V_{CC} = 3.0 \text{ V}$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 50 \mu A; V_{CC} = 4.5 V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.36	-	0.44	-	0.55	V
		$I_{O} = 8.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	-	0.36	-	0.44	-	0.55	V

74AHC\_AHCT139\_2 © Nexperia B.V. 2017. All rights reserved Rev. 02 — 9 May 2008

**Product data sheet** 

 Table 6.
 Static characteristics ... continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		-40 °C to +85 °C		-40 °C to +125 °C		Unit
			Min	Тур	Max	Min	Max	Min	Max	
I <sub>I</sub>	input leakage current	V <sub>I</sub> = 5.5 V or GND; V <sub>CC</sub> = 0 V to 5.5 V	-	-	0.1	-	1.0	-	2.0	μΑ
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	4.0	-	40	-	80	μΑ
Cı	input capacitance	$V_I = V_{CC}$ or GND	-	3	10	-	10	-	10	pF
C <sub>O</sub>	output capacitance		-	4	-	-	-	-	-	pF
74AHCT	139									
$V_{IH}$	HIGH-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	2.0	-	-	2.0	-	2.0	-	V
$V_{IL}$	LOW-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	-	-	0.8	-	0.8	-	0.8	V
$V_{OH}$	HIGH-level output voltage	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5 \text{ V}$								
		$I_{O} = -50  \mu A$	4.4	4.5	-	4.4	-	4.4	-	V
		$I_{O} = -8.0 \text{ mA}$	3.94	-	-	3.80	-	3.70	-	V
$V_{OL}$	LOW-level	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5 \text{ V}$								
	output voltage	$I_O = 50 \mu A$	-	0	0.1	-	0.1	-	0.1	V
		$I_0 = 8.0 \text{ mA}$	-	-	0.36	-	0.44	-	0.55	V
l <sub>l</sub>	input leakage current	$V_I = 5.5 \text{ V or GND};$ $V_{CC} = 0 \text{ V to } 5.5 \text{ V}$	-	-	0.1	-	1.0	-	2.0	μΑ
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	4.0	-	40	-	80	μΑ
$\Delta I_{CC}$	additional supply current	per input pin; $V_I = V_{CC} - 2.1 \text{ V}$ ; other pins at $V_{CC}$ or GND; $I_O = 0 \text{ A}$ ; $V_{CC} = 4.5 \text{ V}$ to 5.5 V	-	-	1.35	-	1.5	-	1.5	mA
C <sub>I</sub>	input capacitance	$V_I = V_{CC}$ or GND	-	3	10	-	10	-	10	pF
Co	output capacitance		-	4	-	-	-	-	-	pF

### 10. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 7.

Symbol	Parameter	Conditions			25 °C		-40 °C to +85 °C		-40 °C to +125 °C		Unit
				Min	Typ[1]	Max	Min	Max	Min	Max	
74AHC1	39										
t <sub>pd</sub>	propagation	nAn to $n\overline{Y}$ n; see Figure 5	[2]								
	delay	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$									
		C <sub>L</sub> = 15 pF		-	5.5	11.0	1.0	13.0	1.0	14.0	ns
		$C_L = 50 pF$		-	7.9	14.5	1.0	16.5	1.0	18.5	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$									
		C <sub>L</sub> = 15 pF		-	3.9	7.2	1.0	8.5	1.0	9.0	ns
		C <sub>L</sub> = 50 pF		-	5.6	9.2	1.0	10.5	1.0	11.5	ns
		nĒ to nŸn; see Figure 6	[2]								
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$									
		C <sub>L</sub> = 15 pF		-	4.8	9.2	1.0	11.0	1.0	11.5	ns
		C <sub>L</sub> = 50 pF		-	6.9	12.7	1.0	14.5	1.0	16.0	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$									
		C <sub>L</sub> = 15 pF		-	3.4	6.3	1.0	7.5	1.0	8.0	ns
		C <sub>L</sub> = 50 pF		-	4.9	8.3	1.0	9.5	1.0	10.5	ns
$C_{PD}$	power dissipation capacitance	$f_i$ = 1 MHz; $V_I$ = GND to $V_{CC}$	[3]	-	26	-	-	-	-	-	pF
74AHCT	139; V <sub>CC</sub> = 4.	5 V to 5.5 V									
t <sub>pd</sub>		nAn to $n\overline{Y}n$ ; see Figure 5	[2]								
	delay	C <sub>L</sub> = 15 pF		-	4.7	7.2	1.0	8.5	1.0	9.0	ns
		$C_L = 50 \text{ pF}$		-	6.5	9.2	1.0	10.5	1.0	11.5	ns
		nĒ to nŸn; see Figure 6	[2]								
		C <sub>L</sub> = 15 pF		-	3.6	6.3	1.0	7.5	1.0	8.0	ns
		C <sub>L</sub> = 50 pF		-	5.2	8.3	1.0	9.5	1.0	10.5	ns
C <sub>PD</sub>	power dissipation capacitance	$f_i = 1 \text{ MHz}; V_I = \text{GND to } V_{CC}$	[3]	-	23	-	-	-	-	-	pF

<sup>[1]</sup> Typical values are measured at nominal supply voltage ( $V_{CC}$  = 3.3 V and  $V_{CC}$  = 5.0 V).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o) \text{ where:}$ 

 $f_i$  = input frequency in MHz;

f<sub>o</sub> = output frequency in MHz;

C<sub>L</sub> = output load capacitance in pF;

 $V_{CC}$  = supply voltage in V;


N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}{}^2 \times f_o)$  = sum of the outputs.

<sup>[2]</sup>  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .

<sup>[3]</sup>  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).


### 11. Waveforms



Measurement points are given in Table 8.

 $V_{\text{OL}}$  and  $V_{\text{OH}}$  are typical voltage output levels that occur with the output load.

Fig 5. Address input to output propagation delays



Measurement points are given in Table 8.

 $V_{\text{OL}}$  and  $V_{\text{OH}}$  are typical voltage output levels that occur with the output load.

Enable input to output propagation delays Fig 6.

Table 8. **Measurement points** 


Туре	Input	Output	
	V <sub>M</sub>	V <sub>M</sub>	
74AHC139	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$	
74AHCT139	1.5 V	$0.5 \times V_{CC}$	

**Product data sheet** 

Downloaded from Arrow.com.

8 of 14

9 of 14



Test data is given in Table 9.

Definitions test circuit:

 $R_T$  = termination resistance should be equal to output impedance  $Z_0$  of the pulse generator.

 $C_L$  = load capacitance including jig and probe capacitance.

Fig 7. Load circuitry for measuring switching times

Table 9. **Test data** 

Туре	Input	nput Lo		Test
	VI	t <sub>r</sub> , t <sub>f</sub>	CL	
74AHC139	V <sub>CC</sub>	≤ 3.0 ns	15 pF, 50 pF	t <sub>PLH</sub> , t <sub>PHL</sub>
74AHCT139	3.0 V	≤ 3.0 ns	15 pF, 50 pF	t <sub>PLH</sub> , t <sub>PHL</sub>

74AHC\_AHCT139\_2 © Nexperia B.V. 2017. All rights reserved Rev. 02 — 9 May 2008


**Product data sheet** 

### 12. Package outline

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1

10 of 14



**Product data sheet** 

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

REFERENCES				EUROPEAN	ISSUE DATE	
IEC	JEDEC	DEC JEITA		PROJECTION	1330E DATE	
076E07	MS-012				<del>99-12-27</del> 03-02-19	
		IEC JEDEC	IEC JEDEC JEITA	IEC JEDEC JEITA	IEC JEDEC JEITA PROJECTION	


Package outline SOT109-1 (SO16) Fig 8.

74AHC\_AHCT139\_2 © Nexperia B.V. 2017. All rights reserved Rev. 02 — 9 May 2008

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1

11 of 14



UN	IT A	к. Д	A <sub>1</sub>	A <sub>2</sub>	Α3	bp	С	D <sup>(1)</sup>	E (2)	е	HE	L	Lp	Q	v	w	у	z <sup>(1)</sup>	θ
m	n 1.		.15 .05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

#### Notes

**Product data sheet** 

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT403-1		MO-153				<del>99-12-27</del> 03-02-18
					'	

Fig 9. Package outline SOT403-1 (TSSOP16)

74AHC\_AHCT139\_2 © Nexperia B.V. 2017. All rights reserved Rev. 02 — 9 May 2008

### 13. Abbreviations

#### Table 10. Abbreviations

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal-Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
LSTTL	Low-power Schottky Transistor-Transistor Logic
MM	Machine Model

## 14. Revision history

#### Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes		
74AHC_AHCT139_2	20080509	Product data sheet	-	74AHC_AHCT139_1		
Modifications:	<ul> <li>The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors.</li> </ul>					
	<ul> <li>Legal texts</li> </ul>	have been adapted to the r	new company name whe	re appropriate.		
	• <u>Table 6</u> : the	conditions for input leakag	e current have been cha	inged.		
74AHC_AHCT139_1	19990901	Product specification	-	-		

### 15. Legal information

#### 15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com.

#### 15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

#### 15.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — Nexperia products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia accepts no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nexperia.com/profile/terms">http://www.nexperia.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by Nexperia. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

#### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

#### 16. Contact information

For more information, please visit: http://www.nexperia.com

For sales office addresses, please send an email to: <a href="mailto:salesaddresses@nexperia.com">salesaddresses@nexperia.com</a>

# 74AHC139; 74AHCT139

### **Nexperia**

**Dual 2-to-4 line decoder/demultiplexer** 

### 17. Contents

1	General description
2	Features
3	Ordering information
4	Functional diagram 2
5	Pinning information
5.1	Pinning
5.2	Pin description
6	Functional description 4
7	Limiting values 4
8	Recommended operating conditions 5
9	Static characteristics 5
10	Dynamic characteristics
11	Waveforms
12	Package outline
13	Abbreviations
14	Revision history
15	Legal information
15.1	Data sheet status
15.2	Definitions
15.3	Disclaimers
15.4	Trademarks13
16	Contact information
17	Contents

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 09 May 2008

<sup>©</sup> Nexperia B.V. 2017. All rights reserved