# HEF4094B-Q100

8-stage shift-and-store register Rev. 5 — 8 July 2021

# 1. General description

The HEF4094B-Q100 is an 8-bit serial-in/serial or parallel-out shift register with a storage register and 3-state outputs. Both the shift and storage register have separate clocks. The device features a serial input (D) and two serial outputs (QS1 and QS2) to enable cascading. Data is shifted on the LOW-to-HIGH transitions of the CP input. Data is available at QS1 on the LOW-to-HIGH transitions of the CP input to allow cascading when clock edges are fast. The same data is available at QS2 on the next HIGH-to-LOW transition of the CP input to allow cascading when clock edges are slow. The data in the shift register is transferred to the storage register when the STR input is HIGH. Data in the storage register appears at the outputs whenever the output enable input (OE) is HIGH. A LOW on OE causes the outputs to assume a high-impedance OFF-state. Operation of the OE input does not affect the state of the registers. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of V<sub>DD</sub>.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

# 2. Features and benefits

- Automotive product qualification in accordance with AEC-Q100 (Grade 1)
  - Specified from -40 °C to +85 °C and -40 °C to +125 °C
- Fully static operation
- 5 V, 10 V, and 15 V parametric ratings
- Wide supply voltage range from 3.0 to 15.0 V
- CMOS low power dissipation
- High noise immunity
- Standardized symmetrical output characteristics
- ESD protection:
  - MIL-STD-883, method 3015 exceeds 2000 V
  - HBM JESD22-A114F exceeds 2000 V
  - MM JESD22-A115-A exceeds 200 V (C = 200 pF; R = 0 Ω)
- Complies with JEDEC standard JESD 13-B

# 3. Ordering information

## Table 1. Ordering information


All types operate from -40 °C to +125 °C.

Type number	Package						
	Description	Version					
HEF4094BT-Q100	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1				
HEF4094BTT-Q100	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1				

# ne<mark>x</mark>peria

## 8-stage shift-and-store register


# 4. Functional diagram



HEF4094B\_Q100

# 5. Pinning information

5.1. Pinning



## 5.2. Pin description

Table 2. Pin description		
Symbol	Pin	Description
STR	1	strobe input
D	2	data input
СР	3	clock input
QP0 to QP7	4, 5, 6, 7, 14, 13, 12, 11	parallel output
V <sub>SS</sub>	8	ground supply voltage
QS1	9	serial output
QS2	10	serial output
OE	15	output enable input
V <sub>DD</sub>	16	supply voltage

**Product data sheet** 

# 6. Functional description

#### Table 3. Function table


H = HIGH voltage level; L = LOW voltage level; X = don't care; Z = HIGH-impedance OFF-state; NC = no change;

 $\uparrow$  = positive-going transition;  $\downarrow$  = negative-going transition;

Q6S = the data in register stage 6 before the LOW to HIGH clock transition;

Q7S = the data in register stage 7 before the HIGH to LOW clock transition.

Inputs					outputs	Serial out	Serial outputs	
СР	OE	STR	D	QP0	QPn	QS1	QS2	
1	L	X	Х	Z	Z	Q6S	NC	
Ļ	L	X	Х	Z	Z	NC	Q7S	
1	н	L	Х	NC	NC	Q6S	NC	
1	Н	Н	L	L	QPn -1	Q6S	NC	
1	н	Н	Н	н	QPn -1	Q6S	NC	
↓	Н	Н	Н	NC	NC	NC	Q7S	



At the positive clock edge, the information in the 7th register stage is transferred to the 8th register stage and the QSn outputs.

#### Fig. 5. Timing diagram

HEF4094B\_Q100

**Product data sheet** 

# 7. Limiting values

## Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to V<sub>SS</sub> = 0 V (ground).

Symbol	Parameter C	Conditions	Min	Max	Unit
V <sub>DD</sub>	supply voltage		-0.5	+18	V
I <sub>IK</sub>	input clamping current	$V_{\rm I} < -0.5 \text{ V or } V_{\rm I} > V_{\rm DD} + 0.5 \text{ V}$	-	±10	mA
VI	input voltage		-0.5	V <sub>DD</sub> + 0.5	V
I <sub>ОК</sub>	output clamping current V	$V_{\rm O}$ < -0.5 V or V_{\rm O} > V_{\rm DD} + 0.5 V	-	±10	mA
I <sub>I/O</sub>	input/output current		-	±10	mA
I <sub>DD</sub>	supply current		-	50	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
T <sub>amb</sub>	ambient temperature		-40	+125	°C
P <sub>tot</sub>	total power dissipation	[1]	-	500	mW
Р	power dissipation pe	er output	-	100	mW

For SOT109-1 (SO16) package: P<sub>tot</sub> derates linearly with 12.4 mW/K above 110 °C.
 For SOT403-1 (TSSOP16) package: P<sub>tot</sub> derates linearly with 8.5 mW/K above 91 °C.

# 8. Recommended operating conditions

	Recommended operating conditions					
Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
V <sub>DD</sub>	supply voltage		3	-	15	V
VI	input voltage		0	-	V <sub>DD</sub>	V
T <sub>amb</sub>	ambient temperature	in free air	-40	-	+125	°C
Δt/ΔV	input transition rise and fall rate	V <sub>DD</sub> = 5 V	-	-	3.75	µs/V
		V <sub>DD</sub> = 10 V	-	-	0.5	µs/V
		V <sub>DD</sub> = 15 V	-	-	0.08	µs/V

#### Table 5. Recommended operating conditions

# 9. Static characteristics

## Table 6. Static characteristics

 $V_{SS} = 0 V$ ;  $V_{I} = V_{SS}$  or  $V_{DD}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	$V_{DD}$	T <sub>amb</sub> = -40 °C		T <sub>amb</sub> = +25 °C		T <sub>amb</sub> = +85 °C		T <sub>amb</sub> = +125 °C		Unit
				Min	Мах	Min	Мах	Min	Мах	Min	Max	
VIH	HIGH-level input	I <sub>O</sub>   < 1 μΑ	5 V	3.5	-	3.5	-	3.5	-	3.5	-	V
	voltage		10 V	7.0	-	7.0	-	7.0	-	7.0	-	V
			15 V	11.0	-	11.0	-	11.0	-	11.0	-	V
V <sub>IL</sub>	LOW-level input	I <sub>O</sub>   < 1 μΑ	5 V	-	1.5	-	1.5	-	1.5	-	1.5	V
	voltage		10 V	-	3.0	-	3.0	-	3.0	-	3.0	V
			15 V	-	4.0	-	4.0	-	4.0	-	4.0	V
V <sub>OH</sub>	HIGH-level	I <sub>O</sub>   < 1 μΑ	5 V	4.95	-	4.95	-	4.95	-	4.95	-	V
	output voltage		10 V	9.95	-	9.95	-	9.95	-	9.95	-	V
			15 V	14.95	-	14.95	-	14.95	-	14.95	-	V
V <sub>OL</sub>	LOW-level	I <sub>O</sub>   < 1 μΑ	5 V	-	0.05	-	0.05	-	0.05	-	0.05	V
	output voltage		10 V	-	0.05	-	0.05	-	0.05	-	0.05	V
			15 V	-	0.05	-	0.05	-	0.05	-	0.05	V
I <sub>OH</sub>	OH HIGH-level	V <sub>O</sub> = 2.5 V	5 V	-	-1.7	-	-1.4	-	-1.1	-	-1.1	mA
	output current	V <sub>O</sub> = 4.6 V	5 V	-	-0.64	-	-0.5	-	-0.36	-	-0.36	mA
		V <sub>O</sub> = 9.5 V	10 V	-	-1.6	-	-1.3	-	-0.9	-	-0.9	mA
		V <sub>O</sub> = 13.5 V	15 V	-	-4.2	-	-3.4	-	-2.4	-	-2.4	mA
I <sub>OL</sub>	LOW-level	V <sub>O</sub> = 0.4 V	5 V	0.64	-	0.5	-	0.36	-	0.36	-	mA
	output current	V <sub>O</sub> = 0.5 V	10 V	1.6	-	1.3	-	0.9	-	0.9	-	mA
		V <sub>O</sub> = 1.5 V	15 V	4.2	-	3.4	-	2.4	-	2.4	-	mA
I <sub>OZ</sub>	OFF-state output current	QPn output is HIGH; V <sub>O</sub> = 15 V	15 V	-	0.4	-	0.4	-	12	-	12	μA
lı	input leakage current		15 V	-	±0.1	-	±0.1	-	±1.0	-	±1.0	μA
I <sub>DD</sub>	supply current	all valid input	5 V	-	5	-	5	-	150	-	150	μA
		combinations; I <sub>O</sub> = 0 A	10 V	-	10	-	10	-	300	-	300	μA
		0-07	15 V	-	20	-	20	-	600	-	600	μA
CI	input capacitance			-	-	-	7.5	-	-	-	-	pF

# **10.** Dynamic characteristics

## Table 7. Dynamic characteristics

 $V_{SS} = 0 V$ ;  $T_{amb} = 25$ °C; for test circuit see Fig. 10; unless otherwise specified.

Symbol	Parameter	Conditions	V <sub>DD</sub>	Extrapolation formula	Min	Тур	Max	Unit
t <sub>PHL</sub>	HIGH to LOW	CP to QS1;	5 V [1]	108 ns + (0.55 ns/pF)C <sub>L</sub>	-	135	270	ns
	propagation delay	see <u>Fig. 6</u>	10 V	54 ns + (0.23 ns/pF)C <sub>L</sub>	-	65	130	ns
			15 V	42 ns + (0.16 ns/pF)C <sub>L</sub>	-	50	100	ns
		CP to QS2;	5 V	78 ns + (0.55 ns/pF)C <sub>L</sub>	-	105	210	ns
		see <u>Fig. 6</u>	10 V	39 ns + (0.23 ns/pF)C <sub>L</sub>	-	50	100	ns
			15 V	32 ns + (0.16 ns/pF)C <sub>L</sub>	-	40	80	ns
		CP to QPn;	5 V	138 ns + (0.55 ns/pF)C <sub>L</sub>	-	165	330	ns
		see <u>Fig. 6</u>	10 V	64 ns + (0.23 ns/pF)C <sub>L</sub>	-	75	150	ns
			15 V	47 ns + (0.16 ns/pF)C <sub>L</sub>	-	55	110	ns
		STR to QPn;	5 V	83 ns + (0.55 ns/pF)C <sub>L</sub>	-	110	220	ns
		see Fig. 7	10 V	39 ns + (0.23 ns/pF)C <sub>L</sub>	-	50	100	ns
			15 V	27 ns + (0.16 ns/pF)C <sub>L</sub>	-	35	70	ns
t <sub>PLH</sub>	LOW to HIGH	CP to QS1;	5 V [1]	78 ns + (0.55 ns/pF)C <sub>L</sub>	-	105	210	ns
	propagation delay,	see <u>Fig. 6</u>	10 V	39 ns + (0.23 ns/pF)C <sub>L</sub>	-	50	100	ns
			15 V	32 ns + (0.16 ns/pF)C <sub>L</sub>	-	40	80	ns
	CP to QS2;	5 V	78 ns + (0.55 ns/pF)C <sub>L</sub>	-	105	210	ns	
	see <u>Fig. 6</u>	10 V	39 ns + (0.23 ns/pF)C <sub>L</sub>	-	50	100	ns	
			15 V	32 ns + (0.16 ns/pF)C <sub>L</sub>	-	40	80	ns
		CP to QPn;	5 V	123 ns + (0.55 ns/pF)C <sub>L</sub>	-	150	300	ns
		see <u>Fig. 6</u>	10 V	59 ns + (0.23 ns/pF)C <sub>L</sub>	-	70	140	ns
			15 V	47 ns + (0.16 ns/pF)C <sub>L</sub>	-	55	110	ns
		STR to QPn;	5 V	73 ns + (0.55 ns/pF)C <sub>L</sub>	-	100	200	ns
		see <u>Fig. 7</u>	10 V	34 ns + (0.23 ns/pF)C <sub>L</sub>	-	45	90	ns
			15 V	27 ns + (0.16 ns/pF)C <sub>L</sub>	-	35	70	ns
t <sub>t</sub>	transition time		5 V [1]	10 ns + (1.00 ns/pF)C <sub>L</sub>	-	60	120	ns
			10 V	9 ns + (0.42 ns/pF)C <sub>L</sub>	-	30	60	ns
			15 V	6 ns + (0.28 ns/pF)C <sub>L</sub>	-	20	40	ns
t <sub>PZH</sub>	OFF-state to HIGH	OE to QPn;	5 V		-	40	80	ns
	propagation delay	see <u>Fig. 8</u>	10 V		-	25	50	ns
			15 V		-	20	40	ns
t <sub>PZL</sub>	OFF-state to LOW	OE to QPn;	5 V		-	40	80	ns
	propagation delay	see <u>Fig. 8</u>	10 V		-	25	50	ns
			15 V		-	20	40	ns
t <sub>PHZ</sub>	HIGH to OFF-state	OE to QPn;	5 V		-	75	150	ns
	propagation delay	see <u>Fig. 8</u>	10 V		-	40	80	ns
			15 V		-	30	60	ns
t <sub>PLZ</sub>	LOW to OFF-state	OE to QPn;	5 V		-	80	160	ns
	propagation delay	see Fig. 8	10 V		-	40	80	ns
			15 V			30	60	ns

HEF4094B\_Q100

# HEF4094B-Q100

## 8-stage shift-and-store register

Symbol	Parameter	Conditions	V <sub>DD</sub>	Extrapolation formula	Min	Тур	Мах	Unit
t <sub>su</sub>	set-up time	D to CP;	5 V		60	30	-	ns
		see <u>Fig. 9</u>	10 V		20	10	-	ns
			15 V		15	5	-	ns
t <sub>h</sub>	hold time	D to CP;	5 V		+5	-15	-	ns
		see <u>Fig. 9</u>	10 V		20	5	-	ns
		15 V		20	5	-	ns	
t <sub>W</sub>	t <sub>W</sub> pulse width	minimum LOW clock pulse; see	5 V		60	30	-	ns
			10 V		30	15	-	ns
		<u>Fig. 6</u>	15 V		24	12	-	ns
		minimum HIGH	5 V		40	20	-	ns
		strobe pulse; see <u>Fig. 7</u>	10 V		30	15	-	ns
		see <u>rig. 7</u>	15 V		24	12	-	ns
f <sub>max</sub>	maximum frequency	see Fig. 6	5 V		5	10	-	MHz
			10 V		11	22	-	MHz
			15 V		14	28	-	MHz


[1] The typical values of the propagation delay and transition times are calculated from the extrapolation formulas shown (C<sub>L</sub> in pF).

## Table 8. Dynamic power dissipation

 $V_{SS} = 0 V$ ;  $t_r = t_f \le 20 ns$ ;  $T_{amb} = 25$ °C.

Symbol	Parameter	V <sub>DD</sub>	Typical formula for $P_D$ ( $\mu$ W)	where:
PD	dynamic power	5 V	$P_{D} = 2100 \text{ x } f_{i} + \Sigma (f_{o} \text{ x } C_{L}) \text{ x } V_{DD}^{2}$	f <sub>i</sub> = input frequency in MHz,
	dissipation	10 V	$P_{D} = 9700 \text{ x } f_{i} + \Sigma(f_{o} \text{ x } C_{L}) \text{ x } V_{DD}^{2}$	$f_o =$ output frequency in MHz, C <sub>1</sub> = output load capacitance in pF.
		15 V	$P_D = 26000 \times f_i + \Sigma (f_o \times C_L) \times V_{DD}^2$	$V_{DD}$ = supply voltage in V, $\Sigma(f_o \ge C_L)$ = sum of the outputs.


## 10.1. Waveforms and test circuit



## Nexperia


# HEF4094B-Q100

## 8-stage shift-and-store register




Logic levels: V<sub>OL</sub> and V<sub>OH</sub> are typical output voltage levels that occur with the output load.









HEF4094B\_Q100

# HEF4094B-Q100

## 8-stage shift-and-store register

Table 9. Measurement points	
-----------------------------	--

Supply voltage	Input	Output			
V <sub>DD</sub>	V <sub>M</sub>	V <sub>M</sub>	V <sub>X</sub>	V <sub>Y</sub>	
5 V to 15 V	0.5V <sub>DD</sub>	0.5V <sub>DD</sub>	0.1V <sub>DD</sub>	0.9V <sub>DD</sub>	




Fig. 10. Test circuit


## Table 10. Test data

Supply voltage	Input		V <sub>EXT</sub>	Load			
V <sub>DD</sub>	VI	t <sub>r</sub> , t <sub>f</sub>	t <sub>PHL</sub> , t <sub>PLH</sub>	t <sub>PHZ</sub> , t <sub>PZH</sub>	t <sub>PLZ</sub> , t <sub>PZL</sub>	CL	RL
5 V to 15 V	$V_{SS}$ or $V_{DD}$	≤ 20 ns	open	V <sub>SS</sub>	V <sub>DD</sub>	50 pF	1 kΩ

# 11. Application information

Some examples of applications for the HEF4094B-Q100 are:


- · Serial-to-parallel data conversion
- Remote control holding register



HEF4094B\_Q100

## 8-stage shift-and-store register

# 12. Package outline



## Fig. 12. Package outline SOT109-1 (SO16)

HEF4094B\_Q100

## 8-stage shift-and-store register




Fig. 13. Package outline SOT403-1 (TSSOP16)

Downloaded from Arrow.com.

# 13. Abbreviations

Table 11. Abbreviations				
Acronym	Description			
CMOS	Complementary Metal-Oxide Semiconductor			
DUT	Device Under Test			
ESD	ElectroStatic Discharge			
HBM	Human Body Model			
MIL	Military			
MM	Machine Model			

# 14. Revision history

## Table 12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes		
HEF4094B_Q100 v.5	20210708	Product data sheet	-	HEF4094B_Q100 v.4		
Modifications:		<ul> <li><u>Section 1</u> and <u>Section 2</u> updated.</li> <li><u>Section 7</u>: Derating values for P<sub>tot</sub> total power dissipation updated.</li> </ul>				
HEF4094B_Q100 v.4	20181114	Product data sheet	-	HEF4094B_Q100 v.3		
Modifications:	guidelines • Legal texts	<ul> <li>The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia.</li> <li>Legal texts have been adapted to the new company name where appropriate.</li> <li>Fig. 5 corrected.</li> </ul>				
HEF4094B_Q100 v.3	20130704	Product data sheet	-	HEF4094B_Q100 v.2		
Modifications:	• Fig. 3 corre	• Fig. 3 corrected (errata).				
HEF4094B_Q100 v.2	20130606	Product data sheet	-	HEF4094B_Q100 v.1		
Modifications:	added type	added type number HEF4094BTT-Q100.				

# 15. Legal information

#### Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

 Please consult the most recently issued document before initiating or completing a design.

- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <u>https://www.nexperia.com</u>.

#### **Definitions**

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### **Disclaimers**

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

**Right to make changes** — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This Nexperia product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or

#### 8-stage shift-and-store register

equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <u>http://www.nexperia.com/profile/terms</u>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

# Contents

1. General description	1
2. Features and benefits	1
3. Ordering information	1
4. Functional diagram	2
5. Pinning information	3
5.1. Pinning	3
5.2. Pin description	3
6. Functional description	4
7. Limiting values	5
8. Recommended operating conditions	5
9. Static characteristics	6
10. Dynamic characteristics	7
10.1. Waveforms and test circuit	8
11. Application information	10
12. Package outline	11
13. Abbreviations	13
14. Revision history	13
15. Legal information	14

#### © Nexperia B.V. 2021. All rights reserved

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 8 July 2021