

# CY2DM1502

# 1:2 CML Fanout Buffer with Selectable Clock Input

#### Features


- One current mode logic (CML), High-speed current steering logic (HCSL), or low-voltage positive emitter-coupled logic (LVPECL) input pair distributed to two CML output pairs
- 20-ps maximum output-to-output skew
- 480-ps maximum propagation delay
- 0.15-ps maximum additive RMS phase jitter at 156.25 MHz (12-kHz to 20-MHz offset)
- Up to 1.5 GHz operation
- 8-pin thin shrunk small outline package (TSSOP) package
- 2.5-V or 3.3-V operating voltage <sup>[1]</sup>
- Commercial and industrial operating temperature range

### Logic Block Diagram

### **Functional Description**

CY2DM1502 is an ultra-low noise, The low-skew, low-propagation delay 1:2 CML, HCSL, or LVPECL to CML fanout buffer targeted to meet the requirements of high-speed clock distribution applications. The device has a fully differential internal architecture that is optimized to achieve low additive jitter and low skew at operating frequencies of up to 1.5 GHz.

For a complete list of related documentation, click here.



Note

1. Input AC-coupling capacitors are required for voltage-translation applications.

**Cypress Semiconductor Corporation** Document Number: 001-56315 Rev. \*K

198 Champion Court



### Contents


Pinouts	3
Pin Definitions	3
Absolute Maximum Ratings	4
Operating Conditions	
DC Electrical Specifications	5
Thermal Resistance	
AC Electrical Specifications	6
Ordering Information	9
Ordering Code Definitions	
Package Diagram	

Acronyms	11
Document Conventions	11
Units of Measure	11
Document History Page	12
Sales, Solutions, and Legal Information	14
Worldwide Sales and Design Support	14
Products	14
PSoC®Solutions	14
Cypress Developer Community	14
Technical Support	14



### Pinouts

#### Figure 1. 8-pin TSSOP Package pinout



# **Pin Definitions**

Pin No.	Pin Name	Pin Type	Description
1, 3	Q(0:1)	Output	CML output clocks
2, 4	Q(0:1)#	Output	CML complementary output clocks
5	V <sub>SS</sub>	Power	Ground
6	IN#	Input	CML/HCSL/LVPECL complementary input clock
7	IN	Input	CML/HCSL//LVPECL input clock
8	V <sub>DD</sub>	Power	Power supply



## **Absolute Maximum Ratings**

Parameter	Description	Condition	Min	Max	Unit
V <sub>DD</sub>	Supply voltage	Nonfunctional	-0.5	4.6	V
V <sub>IN</sub> <sup>[2]</sup>	Input voltage, relative to $V_{SS}$	Nonfunctional	-0.5	lesser of 4.0 or V <sub>DD</sub> + 0.4	V
V <sub>OUT</sub> <sup>[2]</sup>	DC output or I/O voltage, relative to $V_{SS}$	Nonfunctional	-0.5	lesser of 4.0 or V <sub>DD</sub> + 0.4	V
Τ <sub>S</sub>	Storage temperature	Nonfunctional	-55	150	°C
ESD <sub>HBM</sub>	Electrostatic discharge (ESD) protection (Human body model)	JEDEC STD 22-A114-B	2000	-	V
L <sub>U</sub>	Latch up		Meets or exceeds JEDEC Spec JESD78B IC Latch-up Test		-
UL-94	Flammability rating	At 1/8 in	V-0		
MSL	Moisture sensitivity level		3		

# **Operating Conditions**

Parameter	Description	Condition	Min	Max	Unit
V <sub>DD</sub>	Supply voltage	2.5-V supply	2.375	2.625	V
		3.3-V supply	3.135	3.465	V
T <sub>A</sub>	Ambient operating temperature	Commercial	0	70	°C
		Industrial	-40	85	°C
t <sub>PU</sub>	Power ramp time	Power-up time for V <sub>DD</sub> to reach minimum specified voltage (power ramp must be monotonic).	0.05	500	ms

2. The voltage on any I/O pin cannot exceed the power pin during power up. Power supply sequencing is NOT required.



## **DC Electrical Specifications**

(V<sub>DD</sub> = 3.3 V ± 5% or 2.5 V ± 5%; T<sub>A</sub> = 0 °C to 70 °C (Commercial) or –40 °C to 85 °C (Industrial))

Parameter	Description	Condition	Min	Max	Unit
I <sub>DD</sub>	Operating supply current	All CML outputs floating (internal I <sub>DD</sub> )	-	50	mA
V <sub>IH</sub>	Input high voltage, CML/HCSL/LVPECL inputs IN and IN#		-	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input low voltage, CML/HCSL/LVPECL inputs IN and IN#		-0.3	_	V
V <sub>ID</sub> <sup>[3]</sup>	Input differential amplitude	See Figure 2 on page 7	0.4	1.0	V
V <sub>ICM</sub>	Input common mode voltage	See Figure 2 on page 7	0.2	V <sub>DD</sub> – 0.2	V
I <sub>IH</sub>	Input high current, CML/HCSL/LVPECL inputs IN and IN#	Input = $V_{DD}^{[4]}$	-	150	μΑ
I <sub>IL</sub>	Input low current, CML/HCSL/LVPECL inputs IN and IN#	Input = $V_{SS}^{[4]}$	-150	_	μΑ
V <sub>OH</sub>	CML output high voltage	Terminated with 50 $\Omega$ to V <sub>DD</sub> <sup>[5]</sup>	V <sub>DD</sub> – 0.1	-	V
V <sub>OL</sub>	CML output low voltage	Terminated with 50 $\Omega$ to V <sub>DD</sub> <sup>[5]</sup>	V <sub>DD</sub> – 0.7	V <sub>DD</sub> – 0.3	V
C <sub>IN</sub>	Input capacitance	Measured at 10 MHz; per pin	-	3	pF

### **Thermal Resistance**

Parameter [6]	Description	Test Conditions	8-pin TSSOP	Unit
$\theta_{JA}$	0	Test conditions follow standard test methods and procedures for measuring thermal impedance, in	162	°C/W
$\theta_{JC}$	Thermal resistance (junction to case)	accordance with EIA/JESD51.	29	°C/W

Notes

- V<sub>ID</sub> minimum of 400 mV is required to meet all output AC Electrical Specifications. The device is functional with V<sub>ID</sub> minimum of greater than 200 mV.
  Positive current flows into the input pin, negative current flows out of the input pin.
- 5. Refer to Figure 3 on page 7.
- 6. These parameters are guaranteed by design and are not tested.



# **AC Electrical Specifications**

(V<sub>DD</sub> = 3.3 V ± 5% or 2.5 V ± 5%; T<sub>A</sub> = 0 °C to 70 °C (Commercial) or –40 °C to 85 °C (Industrial))

Parameter	Description	Condition	Min	Тур	Max	Unit
F <sub>IN</sub>	Input frequency		DC	_	1.5	GHz
F <sub>OUT</sub>	Output frequency	F <sub>OUT</sub> = F <sub>IN</sub>	DC	_	1.5	GHz
V <sub>PP</sub>	CML differential output voltage	Fout = DC to 150 MHz	250	-	700	mV
	peak-to-peak, single-ended. Terminated with 50 $\Omega$ to $\mathrm{V_{DD}}^{[5]}$	Fout = >150 MHz to 1.5 GHz	250	-	600	mV
t <sub>PD</sub> <sup>[7]</sup>	Propagation delay input pair to output pair	Input rise/fall time < 1.5 ns (20% to 80%)	-	-	480	ps
t <sub>ODC</sub> <sup>[8]</sup>	Output duty cycle	50% duty cycle at input Frequency range up to 1 GHz	48	-	52	%
t <sub>SK1</sub> <sup>[9]</sup>	Output-to-output skew	Any output to any output, with same load conditions at DUT	-	-	20	ps
t <sub>SK1 D</sub> <sup>[9]</sup>	Device-to-device output skew	Any output to any output between two or more devices. Devices must have the same input and have the same output load.	-	-	150	ps
PN <sub>ADD</sub>	PN <sub>ADD</sub> Additive RMS phase noise 156.25-MHz Input Rise/fall time < 150 ps (20% to 80%) V <sub>ID</sub> > 400 mV	Offset = 1 kHz	-	-	-120	dBc/ Hz
		Offset = 10 kHz	-	-	-130	dBc/ Hz
		Offset = 100 kHz	-	-	-135	dBc/ Hz
		Offset = 1 MHz	-	_	-145	dBc/ Hz
		Offset = 10 MHz	-	_	-153	dBc/ Hz
		Offset = 20 MHz	-	_	-155	dBc/ Hz
t <sub>JIT</sub> <sup>[10]</sup>	Additive RMS phase jitter (Random)	156.25 MHz, 12 kHz to 20 MHz offset; input rise/fall time < 150 ps (20% to 80%), V <sub>ID</sub> > 400 mV	-	_	0.15	ps
t <sub>R</sub> , t <sub>F</sub> <sup>[11]</sup>	Output rise/fall time	50% duty cycle at input, 20% to 80% of full swing $(V_{OL}$ to $V_{OH})$ Input rise/fall time < 1.5 ns (20% to 80%) Measured at 1 GHz	-	_	250	ps


Notes


- Refer to Figure 4 on page 7.
  Refer to Figure 5 on page 7.
  Refer to Figure 6 on page 8.
  Refer to Figure 7 on page 8.
  Refer to Figure 8 on page 8.

Document Number: 001-56315 Rev. \*K

















Figure 6. Output-to-Output and Device-to-Device Skew





RMS Jitter  $\propto \sqrt{\text{Area Under the Masked Phase Noise Plot}}$ 








# **Ordering Information**

Part Number	Туре	Production Flow
Pb-free		
CY2DM1502ZXI	8-pin TSSOP	Industrial, –40 °C to 85 °C
CY2DM1502ZXIT	8-pin TSSOP tape and reel	Industrial, –40 °C to 85 °C

#### **Ordering Code Definitions**






# Package Diagram

Figure 9. 8-pin TSSOP (4.40 MM Body) Z08.173/ZZ08.173 Package Outline, 51-85093


8 Lead TSSOP 4.40 MM BODY




DIMENSIONS IN MMEINCHES] <u>Min.</u> Max.

REFERENCE JEDEC MO-153

PART #	
Z08.173	STANDARD PKG.
ZZ08.173	LEAD FREE PKG.





51-85093 \*E





### Acronyms

#### Table 1. Acronyms Used in this Document

Acronym	Description
CML	current mode logic
ESD	electrostatic discharge
HBM	human body model
HCSL	high-speed current steering logic
JEDEC	joint electron devices engineering council
LVDS	low-voltage differential signal
LVCMOS	low-voltage complementary metal oxide semiconductor
LVPECL	low-voltage positive emitter-coupled logic
RMS	root mean square
TSSOP	thin shrunk small outline package

### **Document Conventions**

#### **Units of Measure**

#### Table 2. Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
dBc	decibels relative to the carrier
GHz	gigahertz
Hz	hertz
kΩ	kilohm
μΑ	microampere
μF	microfarad
μs	microsecond
mA	milliampere
ms	millisecond
mV	millivolt
MHz	megahertz
ns	nanosecond
Ω	ohm
pF	picofarad
ps	picosecond
V	volt
W	watt



# **Document History Page**

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	2782891	CXQ	10/09/09	New Datasheet.
*A	2838916	CXQ	01/05/2010	Changed status from "ADVANCE" to "PRELIMINARY". Changed from 0.34 ps to 0.25 ps maximum additive jitter in "Features" on page 1 and in t <sub>JIT</sub> in the AC Electrical Specs table on page 4. Added t <sub>PU</sub> spec to the Operating Conditions table on page 2. Removed V <sub>OH</sub> spec maximum of V <sub>DD</sub> in the DC Electrical Specs table on page 3. Changed V <sub>OL</sub> spec min from V <sub>DD</sub> - 0.6V to V <sub>DD</sub> - 0.7V; changed max from V <sub>DI</sub> - 0.4V to V <sub>DD</sub> - 0.3V in the DC Electrical Specs table on page 3. Removed V <sub>OD</sub> spec of minimum 300 mV, maximum 450 mV in the DC Electrical Specs table on page 3. Added R <sub>P</sub> spec in the DC Electrical Specs table on page 3. Min = 60 kΩ, Max = 140 kΩ. Added a measurement definition for C <sub>IN</sub> in the DC Electrical Specs table on page 3. Added V <sub>PP</sub> spec to the AC Electrical Specs table on page 4. V <sub>PP</sub> max = 700 mV for DC - 150 MHz and max = 600 mV for 150 MHz to 1.5 GHz. V <sub>PP</sub> min = 250 mV over the entire range. Changed letter case and some names of all the timing parameters in the AC Electrical Specs table on page 4. Added condition to t <sub>R</sub> and t <sub>F</sub> specs in the AC Electrical specs table on page 4. Added condition to t <sub>R</sub> and t <sub>F</sub> specs in the AC Electrical specs table on page 4. Added condition to t <sub>R</sub> and t <sub>F</sub> specs in the AC Electrical specs table on page 4. Added condition to t <sub>R</sub> and t <sub>F</sub> specs in the AC Electrical specs table on page 4. Added condition to t <sub>R</sub> and t <sub>F</sub> specs in the AC Electrical specs table on page 4. Added condition to t <sub>R</sub> and t <sub>F</sub> specs in the AC Electrical specs table on page 4. Added condition to t <sub>R</sub> and t <sub>F</sub> specs in the AC Electrical specs table on page 4. Added condition to t <sub>R</sub> and t <sub>F</sub> specs in the AC Electrical specs table on page 4. Added condition to t <sub>R</sub> and t <sub>F</sub> specs in the AC Electrical specs table on page 4. Added condition to t <sub>R</sub> and t <sub>F</sub> specs in the AC Electrical specs table on page 4. Added condition to t <sub>R</sub> and t <sub>F</sub> specs in the AC Electrical specs table on page 4.
*B	3011766	CXQ	08/20/2010	Changed from 0.25 ps to 0.11 ps maximum additive jitter in "Features" on page 1 and in $t_{JIT}$ in the AC Electrical Specs table. Added note 3 to describe $I_{IH}$ and $I_{IL}$ specs. Removed reference to data distribution from "Functional Description". Changed $R_P$ for diff inputs from 100 k $\Omega$ to 150 k $\Omega$ in the Logic Block Diagram and from 60 k $\Omega$ min / 140 k $\Omega$ max to 90 k $\Omega$ min / 210 k $\Omega$ max in the DC Electrical Specs table. Added max $V_{ID}$ of 1.0V in DC Electrical Specs table. Updated phase noise specs for 1 k/10 k/100 k/1 M/10 M/20 MHz offset to -120/-130/-135/-150/-150/electrical Spectively, in the AC Electrical Spectable. Added "Frequency range up to 1 GHz" condition to $t_{ODC}$ spec. Updated package diagram. Added Acronyms and Ordering Code Definition.
*C	3017258	CXQ	08/27/2010	Corrected Output Rise/Fall time diagram.
*D	3100234	CXQ	11/18/2010	Updated Phase jitter to 0.15ps max from 0.11ps max. Changed V <sub>IN</sub> and V <sub>OUT</sub> specs from 4.0V to "lesser of 4.0 or V <sub>DD</sub> + 0.4" Removed 200mA min LU spec, replaced with "Meets or exceeds JEDEC Spec JESD78B IC Latchup Test" Removed R <sub>P</sub> spec for differential input clock pins IN <sub>X</sub> and IN <sub>X</sub> #. Changed C <sub>IN</sub> condition to "Measured at 10 MHz". Changed PN <sub>ADD</sub> specs for 1MHz, 10MHz, and 20MHz offsets. Added condition "Measured at 1 GHz" to t <sub>R</sub> , t <sub>F</sub> specs.
*E	3137726	CXQ	01/13/2011	Removed "Preliminary" status heading. Removed resistors from IN/IN# in Logic Block Diagram.
*F	3090938	CXQ	02/25/2011	Post to external web.



# Document History Page (continued)

Document Title: CY2DM1502, 1:2 CML Fanout Buffer with Selectable Clock Input Document Number: 001-56315							
Revision	ECN	Orig. of Change	Submission Date	Description of Change			
*G	3410372	PURU	10/18/2011	Adding HCSL to Features, Functional Description, Pin Definitions, and DC Electrical Specifications sections. The min value of $V_{ICM}$ is changed from 0.5 to 0.2 in DC Electrical Specifications.			
*H	3878396	PURU	01/21/2013	Updated to new template.			
*	4587249	PURU	12/04/2014	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end. Updated Ordering Information: Removed the prune part numbers CY2DM1502ZXC and CY2DM1502ZXCT. Updated Package Diagram: spec 51-85093 – Changed revision from *D to *E.			
*J	5272915	PSR	05/16/2016	Added Thermal Resistance. Updated to new template.			
*K	5966682	AESATMP8	11/14/2017	Updated logo and Copyright.			



### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

ARM <sup>®</sup> Cortex <sup>®</sup> Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

#### **PSoC<sup>®</sup>Solutions**

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

#### **Cypress Developer Community**

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

#### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2009-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and other countries to not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress preserves all rights under such laws and treaties expresses (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.