




N-Channel 30-V (D-S) MOSFET

PRODUCT SUMMARY					
V _{DS} (V)	$R_{DS(on)}\left(\Omega\right)$	I _D (A) ^a	Q _g (Typ.)		
30	0.0090 at V _{GS} = 10 V	16.5	10.5 nC		
	0.012 at V _{GS} = 4.5 V	13.2	10.5 110		

FEATURES


- Halogen-free According to IEC 61249-2-21 Available
- TrenchFET[®] Power MOSFETs
- PWM Optimized





Ordering Information: Si4884BDY-T1-E3 (Lead (Pb)-free)

Si4884BDY-T1-GE3 (Lead (Pb)-free and Halogen-free)



N-Channel MOSFET

Parameter		Symbol	Limit	Unit	
Drain-Source Voltage		V _{DS}	30	V	
Gate-Source Voltage		V_{GS}	± 20	v	
	T _C = 25 °C		16.5		
Continuous Drain Current /T 150 °C)	T _C = 70 °C	I _D	13.2		
Continuous Drain Current (T _J = 150 °C)	T _A = 25 °C	'D	12.4 ^{b, c}		
	T _A = 70 °C		10.0 ^{b, c}	Α	
Pulsed Drain Current		I _{DM}	50	A	
Continuous Source-Drain Diode Current	T _C = 25 °C		4.0		
Continuous Source-Drain Diode Current	T _A = 25 °C	I _S	2.3 ^{b, c}		
Single Pulse Avalanche Current	L = 0.1 mH	I _{AS}	15		
Avalanche Energy	L=0.11IIII	E _{AS}	11	mJ	
	T _C = 25 °C		4.45		
Maximum Power Dissipation	T _C = 70 °C	P _D	2.85	W	
waximum rower Dissipation	T _A = 25 °C	'D	2.50 ^{b, c}	VV	
	T _A = 70 °C		1.6 ^{b, c}		
Operating Junction and Storage Temperature	T _J , T _{stg}	- 55 to 150	°C		

THERMAL RESISTANCE RATINGS							
Parameter	Symbol	Typical	Maximum	Unit			
Maximum Junction-to-Ambient ^{b, d}	t ≤ 10 s	R _{thJA}	40	50	°C/W		
Maximum Junction-to-Foot (Drain)	Steady State	R_{thJF}	22	28	0/ **		

Notes

- a. Based on T_C = 25 °C.
- b. Surface Mounted on 1" x 1" FR4 board.
- c. t = 10 s.
- d. Maximum under Steady State conditions is 85 $^{\circ}\text{C/W}.$



SPECIFICATIONS $T_J = 25 ^{\circ}C$, unless otherwise noted							
Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Static							
Drain-Source Breakdown Voltage	V_{DS}	$V_{GS} = 0 \text{ V, } I_D = 250 \mu\text{A}$	30			V	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	I _D = 250 μΑ		30		mV/°	
V _{GS(th)} Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	10 = 200 μΛ		6			
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	1		3	V	
Gate-Source Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA	
Zava Cata Valtaga Drain Current	1	V _{DS} = 30 V, V _{GS} = 0 V		-			
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 30 V, V _{GS} = 0 V, T _J = 55 °C			10	μΑ	
On-State Drain Current ^a	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	30			Α	
	Ь	V _{GS} = 10 V, I _D = 10 A		0.007	0.0090	-	
Drain-Source On-State Resistance ^a	R _{DS(on)}	$V_{GS} = 4.5 \text{ V}, I_D = 8 \text{ A}$		0.0095	0.012	Ω	
Forward Transconductance ^a	9 _{fs}	V _{DS} = 15 V, I _D = 10 A		45		S	
Dynamic ^b				I	1	ı	
Input Capacitance	C _{iss}			1525			
Output Capacitance	C _{oss}	V _{DS} = 15 V, V _{GS} = 0 V, f = 1 MHz		295		pF	
Reverse Transfer Capacitance	C _{rss}			120			
Total Octo Observe		V _{DS} = 15 V, V _{GS} = 10 V, I _D = 12 A		23.5	35	nC	
Total Gate Charge	harge Q _g			10.5	17		
Gate-Source Charge	Q _{gs}	, , , , , , , , , , , , , , , , , , ,		4.3			
Gate-Drain Charge	Q _{gd}	$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 12 \text{ A}$		3			
Gate Resistance	R_{g}	f = 1 MHz		1.4	2.2	Ω	
Turn-on Delay Time	t _{d(on)}			18	30		
Rise Time	t _r	V 45VD 450		160	240		
Turn-Off Delay Time	t _{d(off)}	$V_{DD} = 15 \text{ V}, R_L = 1.5 \Omega$ $I_D \cong 10 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_a = 1 \Omega$		18	30		
Fall Time	t _f	D = 10 A, VGEN - 4.5 V, Hg - 1.52		8	15		
Turn-on Delay Time	t _{d(on)}			8	15		
Rise Time	t _r	V 45V B 450		11	18	ns	
Turn-Off Delay Time	t _{d(off)}	$V_{DD} = 15 \text{ V}, R_L = 1.5 \Omega$		22	35	110	
Fall Time	t _f	$I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$		8	15		
Drain-Source Body Diode Characteristi	cs			l			
Continuous Source-Drain Diode Current	Is	T _C = 25 °C			4		
Pulse Diode Forward Current ^a	I _{SM}				50	A	
Body Diode Voltage	V _{SD}	I _S = 2.3 A		0.75	1.1	V	
Body Diode Reverse Recovery Time	t _{rr}			25	40	ns	
Body Diode Reverse Recovery Charge	Q _{rr}	1 0 5 A 41/41 100 A/vs T 05 00		15	25	nC	
Reverse Recovery Fall Time	t _a	$I_F = 9.5 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 °\text{C}$		13			
Reverse Recovery Rise Time	t _b			12		ns	


Notes:

- a. Pulse test; pulse width \leq 300 $\mu s,$ duty cycle \leq 2 %
- b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Document Number: 73454 S09-0228-Rev. C, 09-Feb-09 10

15

Q_q - Total Gate Charge (nC)

Gate Charge

25

- 50

0

50

T_J - Junction Temperature (°C)


On-Resistance vs. Junction Temperature

75


100


125

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Source-Drain Diode Forward Voltage






On-Resistance vs. Gate-to-Source Voltage




Single Pulse Power, Junction-to-Ambient



Safe Operating Area, Junction-to-Ambient





TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



T_C - Case Temperature (°C)

Current Derating*





T_A - Ambient Temperature (°C)


Power, Junction-to-Ambient

¹ ower, duriotion to 1 oo


^{*} The power dissipation P_D is based on $T_{J(max)} = 150$ °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.

VISHAY.

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppq?73454.

SOIC (NARROW): 8-LEAD JEDEC Part Number: MS-012








	MILLIM	IETERS	INC	HES		
DIM	Min	Max	Min	Max		
Α	1.35	1.75	0.053	0.069		
A ₁	0.10	0.20	0.004	0.008		
В	0.35	0.51	0.014	0.020		
С	0.19	0.25	0.0075	0.010		
D	4.80	5.00	0.189	0.196		
E	3.80	4.00	0.150	0.157		
е	1.27 BSC		0.050	0.050 BSC		
Н	5.80	6.20	0.228	0.244		
h	0.25	0.50	0.010	0.020		
L	0.50	0.93	0.020	0.037		
q	0°	8°	0°	8°		
S	0.44	0.64	0.018	0.026		
ECN: C-06527-Rev. I. 11-Sep-06						

DWG: 5498

Document Number: 71192 www.vishay.com 11-Sep-06



RECOMMENDED MINIMUM PADS FOR SO-8



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index

APPLICATION NOT

Ш

Legal Disclaimer Notice



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

© 2017 VISHAY INTERTECHNOLOGY, INC. ALL RIGHTS RESERVED