HALOGEN FREE





## P-Channel 20-V (D-S) MOSFET


PRODUCT SUMMARY					
V <sub>DS</sub> (V)	$R_{DS(on)}(\Omega)$	I <sub>D</sub> (A)	Q <sub>g</sub> (Typ.)		
- 20	0.060 at V <sub>GS</sub> = - 4.5 V	- 4.5 <sup>a</sup>			
	0.065 at V <sub>GS</sub> = - 3.6 V	- 4.5 <sup>a</sup>	4.9 nC		
	0.080 at V <sub>GS</sub> = - 2.5 V	- 4.5 <sup>a</sup>	4.9110		
	0.120 at V <sub>GS</sub> = - 1.8 V	- 2			

#### **FEATURES**


- Halogen-free According to IEC 61249-2-21 Definition
- TrenchFET® Power MOSFET
- New Thermally Enhanced PowerPAK<sup>®</sup> SC-70 Package
  - Small Footprint Area
  - Low On-Resistance
- Typical ESD Protection 2400 V
- 100 % R<sub>g</sub> Tested
- Compliant to RoHS Directive 2002/95/EC

#### **APPLICATIONS**

 Load Switch and Battery Switch for Portable Devices



P-Channel MOSFET



2.05 mm

Marking Code

Part # code

B M X

X X X

Lot Traceability and Date code

Ordering Information: SiA425EDJ-T1-GE3 (Lead (Pb)-free and Halogen-free)

ABSOLUTE MAXIMUM RATINGS T <sub>A</sub> = 25 °C, unless otherwise noted					
Parameter		Symbol	Limit	Unit	
Drain-Source Voltage	$V_{DS}$	- 20	V		
Gate-Source Voltage		$V_{GS}$			± 12
Continuous Drain Current (T <sub>.I</sub> = 150 °C)	$T_C = 25 ^{\circ}\text{C}$ $T_C = 70 ^{\circ}\text{C}$	I <sub>D</sub>	- 4.5 <sup>a</sup> - 4.5 <sup>a</sup>	А	
District David Council	$T_A = 25  ^{\circ}\text{C}$ $T_A = 70  ^{\circ}\text{C}$	_	- 4.5 <sup>a, b, c</sup> - 4.5 <sup>a, b, c</sup>		
Pulsed Drain Current		I <sub>DM</sub>	- 15		
Continuous Source-Drain Diode Current	$T_C = 25 ^{\circ}C$ $T_A = 25 ^{\circ}C$	l <sub>S</sub>	- 4.5 <sup>a</sup> - 2.4 <sup>b, c</sup>	-	
Maximum Power Dissipation	$T_C = 25 ^{\circ}\text{C}$ $T_C = 70 ^{\circ}\text{C}$	P <sub>D</sub>	15.6 10	W	
Maximum 1 over Biosipation	$T_A = 25  ^{\circ}\text{C}$ $T_A = 70  ^{\circ}\text{C}$		2.9 <sup>b, c</sup> 1.8 <sup>b, c</sup>		
Operating Junction and Storage Temperature Ra	T <sub>J</sub> , T <sub>stg</sub>	- 55 to 150	°C		
Soldering Recommendations (Peak Temperature		260	C		

THERMAL RESISTANCE RATINGS						
Parameter		Symbol	Typical	Maximum	Unit	
Maximum Junction-to-Ambient <sup>b, f</sup>	t ≤ 5 s	R <sub>thJA</sub>	32	43	°C/W	
Maximum Junction-to-Case (Drain)	Steady State	$R_{thJC}$	6	8	]	

#### Notes:

- a. Package limited.
- b. Surface Mounted on 1" x 1" FR4 board.
- c. t = 5 s
- d. See Solder Profile (<a href="https://www.vishay.com/ppg?73257">www.vishay.com/ppg?73257</a>). The PowerPAK SC-70 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- e. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.
- f. Maximum under Steady State conditions is 80 °C/W.



<b>SPECIFICATIONS</b> T <sub>J</sub> = 25 °C, unless otherwise noted							
Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Static							
Drain-Source Breakdown Voltage	$V_{DS}$	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$	- 20			V	
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_J$ $I_D = -250 \mu A$			- 15		mV/°C	
V <sub>GS(th)</sub> Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	1 <sub>D</sub> = - 230 μΑ		2.6		mv/°C	
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	- 0.4		- 1	V	
Cata Cauraa Laakaga	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 4.5 \text{ V}$			± 4	μΑ	
Gate-Source Leakage		$V_{DS} = 0 \text{ V}, V_{GS} = \pm 12 \text{ V}$			± 8	mA	
Zone Ooks Valkana Donin Oromani	I <sub>DSS</sub>	V <sub>DS</sub> = - 20 V, V <sub>GS</sub> = 0 V			- 1	μА	
Zero Gate Voltage Drain Current		$V_{DS} = -20 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 ^{\circ}\text{C}$			- 10		
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	$V_{DS} \le -5 \text{ V}, V_{GS} = -4.5 \text{ V}$	- 10			Α	
		V <sub>GS</sub> = - 4.5 V, I <sub>D</sub> = - 4.2 A		0.050	0.06	Ω	
		V <sub>GS</sub> = - 3.6 V, I <sub>D</sub> = - 4.0 A		0.053	0.065		
Drain-Source On-State Resistance <sup>a</sup>	R <sub>DS(on)</sub>	V <sub>GS</sub> = - 2.5 V, I <sub>D</sub> = - 3.6 A		0.065	0.080		
	•	V <sub>GS</sub> = - 1.8 V, I <sub>D</sub> = - 2 A		0.091	0.120		
Forward Transconductance <sup>a</sup>	9 <sub>fs</sub>	V <sub>DS</sub> = - 10 V, I <sub>D</sub> = - 4.2 A		15		S	
Dynamic <sup>b</sup>							
Gate Resistance	$R_{g}$	f = 1 MHz	1.2	6	12	kΩ	
Turn-On Delay Time	t <sub>d(on)</sub>			1.2	2.4		
Rise Time	$\begin{array}{c c} & t_r & V_{DD} = \text{- }10 \text{ V}, \text{ R}_L = 2.2 \ \Omega \\ \hline & t_{d(off)} & I_D \cong \text{- }4.5 \text{ A}, \text{ V}_{GEN} = \text{- }4.5 \text{ V}, \text{ R}_g = 1 \ \Omega \end{array}$		5	10			
Turn-Off Delay Time		$I_D\cong$ - 4.5 A, $V_{GEN}$ = - 4.5 V, $R_g$ = 1 $\Omega$		14	28	-	
Fall Time	t <sub>f</sub>			10	20		
Turn-On Delay Time	t <sub>d(on)</sub>			0.5	1	μs	
Rise Time	t <sub>r</sub>	$t_r$ $V_{DD} = -10 \text{ V, R}_L = 2.2 \Omega$		1.4	2.8		
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D \cong$ - 4.5 A, $V_{GEN}$ = - 10 V, $R_g$ = 1 $\Omega$		20	40		
Fall Time	t <sub>f</sub>			10	20		
<b>Drain-Source Body Diode Characteristi</b>	cs			L		L	
Continuous Source-Drain Diode Current	I <sub>S</sub>	T <sub>C</sub> = 25 °C			- 4.5	Λ	
Pulse Diode Forward Current	I <sub>SM</sub>				- 15	A	
Body Diode Voltage	$V_{SD}$	I <sub>S</sub> = - 4.5 A, V <sub>GS</sub> = 0 V		- 0.9	- 1.2	V	
Body Diode Reverse Recovery Time	t <sub>rr</sub>			20	40	ns	
Body Diode Reverse Recovery Charge	$Q_{rr}$	I <sub>F</sub> = - 4.5 A, dl/dt = 100 A/μs, T <sub>.I</sub> = 25 °C		11	20	nC	
Reverse Recovery Fall Time	t <sub>a</sub>	1F = - 4.5 A, αι/αι = 100 A/μs, 1J = 25 °C		12		ns	
Reverse Recovery Rise Time	t <sub>b</sub>			8			


#### Notes:

- a. Pulse test; pulse width  $\leq$  300  $\mu s,$  duty cycle  $\leq$  2 %.
- b. Guaranteed by design, not subject to production testing.


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



#### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Gate Current vs. Gate-to-Source Voltage




V<sub>DS</sub> - Drain-to-Source Voltage (V)


Output Characteristics




On-Resistance vs. Drain Current



Gate Current vs. Gate-to-Source Voltage




 $V_{\mbox{\footnotesize GS}}$  - Gate-to-Source Voltage (V)




On-Resistance vs. Junction Temperature


# VISHAY

#### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




#### Soure-Drain Diode Forward Voltage






On-Resistance vs. Gate-to-Source Voltage



Single Pulse Power, Junction-to-Ambient




\*  $V_{GS}$  > minimum  $V_{GS}$  at which  $R_{DS(on)}$  is specified


Safe Operating Area, Junction-to-Ambient





#### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted






Document Number: 65575 S09-2268-Rev. A, 02-Nov-09


<sup>\*</sup> The power dissipation  $P_D$  is based on  $T_{J(max)} = 150$  °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.

# VISHAY

#### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



#### Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg?65575">www.vishay.com/ppg?65575</a>.

Normalized Effective Transient Thermal Impedance



Vishay

#### **Disclaimer**

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Document Number: 91000
Revision: 18-Jul-08
www.vishay.com