

Dual/Quad Rail-to-Rail Output, Picoamp Input Precision Op Amps

FEATURES

- Offset Voltage: 50µV Max (LT1884A)
- Input Bias Current: 400pA Max (LT1884A)
- Offset Voltage Drift: 0.8µV/°C Max
- Rail-to-Rail Output Swing
- Operates with Single or Split Supplies
- Open-Loop Voltage Gain: 1 Million Min
- 1mA Maximum Supply Current Per Amplifier
- Slew Rate: 1V/µs
- Standard Pinouts

APPLICATIONS

- Thermocouple Amplifiers
- Bridge Transducer Conditioners
- Instrumentation Amplifiers
- Battery-Powered Systems
- Photo Current Amplifiers
- Precision Integrators
- Precision Current Sources

DESCRIPTION

The LT®1884/LT1885 op amps bring high accuracy input performance to amplifiers with rail-to-rail output swing while providing faster response than other precision amplifiers. Input offset voltage is trimmed to less than $50\mu V$ and the low drift maintains this accuracy over the operating temperature range. Input bias currents are an ultralow 400pA maximum.

The amplifiers work on any total power supply voltage between 2.7V and 36V (fully specified from 5V to ± 15 V). Output voltage swings to within 40mV of the negative supply and 220mV of the positive supply make these amplifiers good choices for low voltage single supply operation.


Slew rates of 1V/µs with a supply current of less than 1mA per amplifier give superior response and settling time performance in a low power precision amplifier.

The dual LT1884 is available with standard pinouts in 8-pin SO and PDIP packages. The quad LT1885 is also in the standard pinout 14-pin SO package.

17, LTC and LT are registered trademarks of Linear Technology Corporation.

TYPICAL APPLICATION


Input Fault Protected Instrumentation Amplifier



ABSOLUTE MAXIMUM RATINGS (Note 1)

Supply Voltage (V ⁺ to V ⁻)	40V
Differential Input Voltage (Note 2)	±10V
Input Voltage	
Input Current (Note 2)	±10mA
Output Short-Circuit Duration (Note 3)	

PACKAGE/ORDER INFORMATION



Consult factory for Military grade parts.

ELECTRICAL CHARACTERISTICS

The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. Single supply operation $V_{EE} = 0$, $V_{CC} = 5V$; $V_{CM} = V_{CC}/2$ unless otherwise noted. (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V_{0S}	Input Offset Voltage (LT1884A)				25	50	μV
		0°C < T _A < 70°C	•			85	μV
		-40 °C < T_A < 85 °C	•			110	μV
	Input Offset Voltage (LT1884/LT1885)				30	80	μV
		0°C < T _A < 70°C	•			125	μV
		-40 °C < T_A < 85 °C	•			150	μV
	Input Offset Voltage Drift (Note 6)	0°C < T _A < 70°C	•		0.3	0.8	μV/°C
		-40 °C < T_A < 85 °C	•		0.3	0.8	μV/°C
I _{OS}	Input Offset Current (LT1884A)				100	300	pA
	. , ,	0°C < T _A < 70°C	•			400	pA
		$-40^{\circ}\text{C} < \text{T}_{\text{A}} < 85^{\circ}\text{C}$	•			500	pA
	Input Offset Current (LT1884/LT1885)				150	900	pA
	,	0°C < T _A < 70°C	•			1200	pA
		-40°C $<$ T _A $<$ 85°C	•			1400	pA

The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. Single supply operation $V_{EE} = 0$, $V_{CC} = 5V$; $V_{CM} = V_{CC}/2$ unless otherwise noted. (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
I _B	Input Bias Current (LT1884A)	0°C < T _A < 70°C -40°C < T _A < 85°C	•		100	400 500 600	pA pA pA
	Input Bias Current (LT1884/LT1885)	0°C < T _A < 70°C -40°C < T _A < 85°C	•		150	900 1200 1400	pA pA pA
	Input Noise Voltage	0.1Hz to 10Hz			0.4		μV _{P-P}
e _n	Input Noise Voltage Density	f = 1kHz			9.5		nV/√Hz
i _n	Input Noise Current Density	f = 1kHz			0.05		pA/√Hz
V _{CM}	Input Voltage Range		•	V _{EE} + 1.0 V _{EE} + 1.2		$V_{CC} - 1.0$ $V_{CC} - 1.2$	V V
CMRR	Common Mode Rejection Ratio	$1V < V_{CM} < 4V$ $1.2V < V_{CM} < 3.8V$	•	108 106	128		dB dB
PSRR	Power Supply Rejection Ratio	$\begin{aligned} &V_{EE} = 0, V_{CM} = 1.5V \\ &0^{\circ}\text{C} < \text{T}_{A} < 85^{\circ}\text{C}, 2.7V < V_{CC} < 32V \\ &T_{A} = -40^{\circ}\text{C}, 3V < V_{CC} < 32V \end{aligned}$	•	108 108	132 132		dB dB
	Minimum Operating Supply Voltage		•		2.4	2.7	V
A _{VOL}	Large-Signal Voltage Gain	$R_L = 10k; 1V < V_{OUT} < 4V$	•	500 350	1600		V/mV V/mV
		$R_L = 2k; 1V < V_{OUT} < 4V$	•	400 300	800		V/mV V/mV
		$R_L = 1k; 1V < V_{OUT} < 4V$	•	300 200	400		V/mV V/mV
V _{0L}	Output Voltage Swing Low	No Load I _{SINK} = 100μA I _{SINK} = 1mA I _{SINK} = 5mA	•		20 25 70 270	40 50 150 600	mV mV mV
V _{OH}	Output Voltage Swing High (Referred to V _{CC})	No Load I _{SOURCE} = 100μA I _{SOURCE} = 1mA I _{SOURCE} = 5mA	•		120 130 180 360	220 230 300 600	mV mV mV
Is	Supply Current per Amplifier	V _{CC} = 3V	•	0.45	0.65	0.85 1.30	mA mA
		V _{CC} = 5V	•	0.50	0.65	0.9 1.4	mA mA
		V _{CC} = 12V	•	0.50	0.70	1.0 1.5	mA mA
I _{SC}	Short-Circuit Current	V _{OUT} Short to GND V _{OUT} Short to V _{CC}	•	15 15	30 30		mA mA
GBW	Gain-Bandwidth Product	f = 20kHz		1.2	2		MHz
ts	Settling Time	0.01%, V_{OUT} = 1.5V to 3.5V, A_V = -1, R_L = 2k			10		μS
SR+	Positive Slew Rate	A _V = -1	•	0.45 0.36	0.9		V/µs V/µs
SR-	Negative Slew Rate	A _V = -1	•	0.35 0.25	0.7		V/µs V/µs

The ullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. Single supply operation $V_{EE} = 0$, $V_{CC} = 5V$; $V_{CM} = V_{CC}/2$ unless otherwise noted. (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
ΔV _{0S}	Offset Voltage Match (LT1884A)	0°C < T _A < 70°C -40°C < T _A < 85°C	•		30	70 125 160	μV μV μV
	Offset Voltage Match (LT1884/LT1885)	(Note 7) 0°C < T _A < 70°C -40°C < T _A < 85°C	•		35	125 195 235	μV μV μV
	Offset Voltage Match Drift	(Notes 6, 7)	•		0.4	1.2	μV/°C
Δl_B +	Noninverting Bias Current Match (LT1884A)	0°C < T _A < 70°C -40°C < T _A < 85°C	•		200	600 700 850	pA pA pA
	Noninverting Bias Current Match (LT1884/LT1885)	(Notes 7, 9) 0°C < T _A < 70°C -40°C < T _A < 85°C	•		250	1200 1600 1900	pA pA pA
ΔCMRR	Common Mode Rejection Match	(Notes 7, 9)	•	104	125		dB
ΔPSRR	Positive Power Supply Rejection Match (Notes 7, 9)	$V_{EE} = 0, V_{CM} = 1.5V$ $0^{\circ}C < T_{A} < 85^{\circ}C, 2.7V < V_{CC} < 32V$ $T_{A} = -40^{\circ}C, 3V < V_{CC} < 32V$	•	104 104	126 126		dB dB

The ullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. Split supply operation $V_S = \pm 15V$; $V_{CM} = 0V$ unless otherwise noted. (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{OS}	Input Offset Voltage (LT1884A)	0°C < T _A < 70°C -40°C < T _A < 85°C	•		25	50 85 110	μV μV μV
	Input Offset Voltage (LT1884/LT1885)	0°C < T _A < 70°C -40°C < T _A < 85°C	•		30	80 125 150	μV μV μV
	Input Offset Voltage Drift (Note 6)	0°C < T _A < 70°C -40°C < T _A < 85°C	•		0.3 0.3	0.8 0.8	μV/°C μV/°C
I _{0S}	Input Offset Current (LT1884A)	0°C < T _A < 70°C -40°C < T _A < 85°C	•		150	300 400 500	pA pA pA
	Input Offset Current (LT1884/LT1885)	0°C < T _A < 70°C -40°C < T _A < 85°C	•		150	900 1200 1400	pA pA pA
I _B	Input Bias Current (LT1884A)	0°C < T _A < 70°C -40°C < T _A < 85°C	•		150	400 500 600	pA pA pA
	Input Bias Current (LT1884/LT1885)	0°C < T _A < 70°C -40°C < T _A < 85°C	•		150	900 1200 1400	pA pA pA
-	Input Noise Voltage	0.1Hz to 10Hz			0.4		μV _{P-P}
e _n	Input Noise Voltage Density	f = 1kHz			9.5		nV/√Hz
i _n	Input Noise Current Density	f = 1kHz			0.05		pA/√Hz
V _{CM}	Input Voltage Range		•	V _{EE} + 1.0 V _{EE} + 1.2		V _{CC} - 1.0 V _{CC} - 1.2	V V
CMRR	Common Mode Rejection Ratio	$-13.5V < V_{CM} < 13.5V$	•	114	130		dB

The ullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. Split supply operation $V_S = \pm 15V$; $V_{CM} = 0V$ unless otherwise noted. (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
+ PSRR	Positive Power Supply Rejection Ratio	$V_{EE} = -15V$, $V_{CM} = 0V$; $1.5V < V_{CC} < 18V$	•	114	132		dB
-PSRR	Negative Power Supply Rejection Ratio	V _{CC} = 15V, V _{CM} = 0V; -1.5V < V _{EE} < -18V	•	106	132		dB
	Minimum Operating Supply Voltage		•		±1.2	±1.35	V
A _{VOL}	Large-Signal Voltage Gain	R _L = 10k; -13.5V < V _{OUT} < 13.5V		1000	1600		V/mV
			•	700			V/mV
		$R_L = 2k$; $-13.5V < V_{OUT} < 13.5V$		250	420		V/mV
			•	175			V/mV
		$R_L = 1k; -12V < V_{OUT} < 12V$		100	230		V/mV
	Output Valtage Coding Law	Nelsed	•	75	00	40	V/mV
V_{0L}	Output Voltage Swing Low (Referred to V _{EE})	No Load I _{SINK} = 100μA			20 25	40 50	mV mV
	(Notion of to VEE)	I _{SINK} = 1mA	•		70	150	mV
		I _{SINK} = 5mA	•		270	600	mV
V_{OH}	Output Voltage Swing High	No Load	•		160	220	mV
	(Referred to V _{CC})	I _{SOURCE} = 100µA	•		160	230	mV
		I _{SOURCE} = 1mA I _{SOURCE} = 5mA			180 360	300 600	mV mV
I _S	Supply Current Per Amplifier	$V_S = \pm 15V$	<u> </u>		0.85	1.1	mA
15	Supply Surrent 1 of Ampliner	42 - ∓104	•		0.00	1.6	mA
I _{SC}	Short-Circuit Current	V _{OUT} Short to V _{EE}	•	15	50		mA
		V _{OUT} Short to V _{CC}	•	15	30		mA
GBW	Gain-Bandwidth Product	f = 20kHz		1.5	2.2		MHz
ts	Settling Time	0.01% , $V_{OUT} = -5V$ to $5V$,			17		μs
		$A_V = -1, R_L = 2k$					
SR+	Positive Slew Rate	$A_V = -1$		0.5 0.4	1.0		V/µs
CD-	Negative Clay Data	Λ 1	•		0.7		V/µs
SR-	Negative Slew Rate	$A_V = -1$		0.40 0.26	0.7		V/μs V/μs
ΔV_{0S}	Offset Voltage Match (LT1884A)	(Note 7)	+	0.20	35	70	μV
4.02	Choot Voltago Maton (21100 m)	0°C < T _A < 70°C	•		00	125	μV
		$-40^{\circ}\text{C} < \text{T}_{\text{A}} < 85^{\circ}\text{C}$	•			160	μV
	Offset Voltage Match (LT1884/LT1885)	(Note 7)			35	125	μV
		0°C < T _A < 70°C	•			175 235	μV
	Offset Voltage Match Drift	$-40^{\circ}\text{C} < \text{T}_{A} < 85^{\circ}\text{C}$	•		0.4	1.1	μV
A.I. +		(Note 6, 7)	•				μV/°C
Δl_B^+	Noninverting Bias Current Match (LT1884A)	(Notes 7, 8) $0^{\circ}C < T_A < 70^{\circ}C$			200	600 700	pA pA
	(2.155 11.)	-40°C < T _A < 85°C	•			850	pA
	Noninverting Bias Current Match	(Notes 7, 8)			240	1200	pA
	(LT1884/LT1885)	0°C < T _A < 70°C	•			1600	pA
		-40°C < T _A < 85°C	•			1900	pA
ΔCMRR	Common Mode Rejection Match	(Notes 7, 9)	•	106	125		dB
Δ+PSRR	Positive Power Supply Rejection Match	$V_{EE} = -15V$, $V_{CM} = 0V$, $1.5V < V_{CC} < 18V$, (Notes 7, 9)	•	108	124		dB
∆−PSRR	Negative Power Supply Rejection Match	$V_{CC} = 15V$, $V_{CM} = 0V$, $-1.5V < V_{EE} < -18V$, (Notes 7, 9)	•	102	132		dB

Note 1: Absolute Maximum Ratings are those values beyond which the life of the device may be impaired.

Note 2: The inputs are protected by back-to-back diodes. If the differential input voltage exceeds 0.7V, the input current should be limited to less than 10mA.

Note 3: A heat sink may be required to keep the junction temperature below absolute maximum.

Note 4: The LT1884C/LT1885C and LT1884I/LT1885I are guaranteed functional over the operating temperature range of -40° C to 85°C.

Note 5: The LT1884C/LT1885C are designed, characterized and expected to meet specified performance from -40° C to 85°C but are not tested or QA sampled at these temperatures. LT1884I is guaranteed to meet specified performance from -40° C to 85°C.


Note 6: This parameter is not 100% tested.


Note 7: Matching parameters are the difference between amplifiers A and B in the LT1884 and between amplifiers A and D and B and C in the LT1885.


Note 8: This parameter is the difference between the two noninverting input bias currents.


Note 9: Δ CMRR and Δ PSRR are defined as follows: CMRR and PSRR are measured in μ V/V on each amplifier. The difference is calculated in μ V/V and then converted to dB.


TYPICAL PERFORMANCE CHARACTERISTICS

















TYPICAL PERFORMANCE CHARACTERISTICS










0.1Hz to 10Hz Noise


NOISE VOLTAGE (0.2µV/DIV)










Slew Rate vs Temperature




Settling Time to 0.01% vs Output Step










Input Bias Current vs Common Mode Voltage




TYPICAL PERFORMANCE CHARACTERISTICS



















APPLICATIONS INFORMATION

The LT1884/LT1885 dual op amp features exceptional input precision with rail-to-rail output swing. Slew rate and small-signal bandwidth are superior to other amplifiers with comparable input precision. These characteristics make the LT1884/LT1885 a convenient choice for precision low voltage systems and for improved AC performance in higher voltage precision systems. Maintaining the advantage of the precision inherent in the amplifier depends upon proper applications circuit design and board layout.

Preserving Input Precision

Preserving the input voltage accuracy of the LT1884/LT1885 requires that the applications circuit and PC board layout do not introduce errors comparable to or greater than the $30\mu V$ offset. Temperature differentials across the input connections can generate thermocouple voltages of 10s of microvolts. PC board layouts should keep connections to the amplifier's input pins close together and away from heat dissipating components. Air currents across the board can also generate temperature differentials.

The extremely low input bias currents, 100pA, allow high accuracy to be maintained with high impedance sources and feedback networks. The LT1884/LT1885's low input bias currents are obtained by using a cancellation circuit on-chip. This causes the resulting I_{BIAS}^+ and I_{BIAS}^- to be uncorrelated, as implied by the I_{OS} specification being comparable to the I_{BIAS} . The user should not try to balance the input resistances in each input lead, as is commonly recommended with most amplifiers. The impedance at either input should be kept as small as possible to minimize total circuit error.

PC board layout is important to ensure that leakage currents do not corrupt the low I_{BIAS} of the amplifier. In high precision, high impedance circuits, the input pins should be surrounded by a guard ring of PC board

interconnect, with the guard driven to the same common mode voltage as the amplifier inputs.

Input Common Mode Range

The LT1884/LT1885 output is able to swing close to each power supply rail, but the input stage is limited to operating between V_{EE} + 0.8V and V_{CC} – 0.9V. Exceeding this common mode range will cause the gain to drop to zero; however, no gain reversal will occur.

Input Protection

The inverting and noninverting input pins of the LT1884/LT1885 have limited on-chip protection. ESD protection is provided to prevent damage during handling. The input transistors have voltage clamping and limiting resistors to protect against input differentials up to 10V. Short transients above this level will also be tolerated. If the input pins may be subject to a sustained differential voltage above 10V, external limiting resistors should be used to prevent damage to the amplifier. A 1k resistor in each input lead will provide protection against a 30V differential voltage.

Capacitive Loads

The LT1884/LT1885 can drive capacitive loads up to 300pF when configured for unity gain. The capacitive load driving capability increases as the amplifier is used in higher gain configurations. Capacitive load driving may also be increased by decoupling the capacitance from the output with a small resistance.

Input Bias Currents


While it may be tempting to seek out a JFET amplifier for low input bias current, remember that bipolar devices improve with temperature while JFETs degrade.



PACKAGE DESCRIPTION Dimensions in inches (millimeters) unless otherwise noted.

N8 Package 8-Lead PDIP (Narrow 0.300)


(LTC DWG # 05-08-1510)




*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.010 INCH (0.254mm)

S8 Package 8-Lead Plastic Small Outline (Narrow 0.150)

(LTC DWG # 05-08-1610)





*DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE

**DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD


FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE


S08 1298


PACKAGE DESCRIPTION Dimensions in inches (millimeters) unless otherwise noted.

S Package 14-Lead Plastic Small Outline (Narrow 0.150)

(LTC DWG # 05-08-1610)








^{*}DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE

^{**}DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE

TYPICAL APPLICATION

16-Bit Voltage Output DAC on ± 5 V Supply



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT1112	Dual Picoamp Input Op Amp	$V_{OS} = 60\mu V Max$
LT1114	Quad Picoamp Input Op Amp	$V_{OS} = 60\mu V Max$
LT1167	Gain Programmable Instrumentation Amp	Gain Error = 0.08% Max
LT1490	Micropower Rail-to-Rail Input and Output Op Amp	Over-The-Top™ Common Mode Range
LT1793	Low Noise JFET Op Amp	I _B = 10pA Max
LT1881/LT1882	Picoamp Input Rail-to-Rail Output Op Amp	Lower Input Bias Currents Than LT1884/LT1885
LTC2050	Zero Drift Op Amp in SOT-23	V _{OS} = 3μV Max, Rail-to-Rail Output

Over-The-Top is a trademark of Linear Technology Corporation.

