## FEATURES

Lower power at high voltage: $\mathbf{2 9 0} \boldsymbol{\mu} \mathrm{A}$ per amplifier typical
Low input bias current: 1 pA maximum
Wide bandwidth: 1.2 MHz typical
Slew rate: $1 \mathrm{~V} / \mu \mathrm{s}$ typical
Offset voltage drift: $3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ typical
Single-supply operation: 5 V to 16 V
Dual-supply operation: $\pm 2.5 \mathrm{~V}$ to $\pm 8 \mathrm{~V}$
Unity gain stable

## APPLICATIONS

## Portable systems

High density power budget systems
Medical equipment
Physiological measurement
Precision references
Multipole filters
Sensors
Transimpedance amplifiers
Buffer/level shifting

## GENERAL DESCRIPTION

The ADA4665-2 is a rail-to-rail input/output dual amplifier optimized for lower power budget designs. The ADA4665-2 offers a low supply current of $400 \mu \mathrm{~A}$ maximum per amplifier at $25^{\circ} \mathrm{C}$ and $600 \mu \mathrm{~A}$ maximum per amplifier over the extended industrial temperature range. This feature makes the ADA4665-2 well suited for low power applications. In addition, the ADA4665-2 has a very low bias current of 1 pA maximum, low offset voltage drift of $3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$, and bandwidth of 1.2 MHz . The combination of these features, together with a wide supply voltage range from 5 V to 16 V , allows the device to be used in a wide variety of other applications, including process control, instrumentation equipment, buffering, and sensor front ends. Furthermore, its rail-to-rail input and output swing adds to its versatility. The ADA4665-2 is specified from $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and is available in standard SOIC and MSOP packages.

## PIN CONFIGURATIONS



Figure 1.8-Lead SOIC


Figure 2. 8-Lead MSOP

Table 1. Low Cost Rail-to-Rail Input/Output Op Amps

| Supply | $\mathbf{5}$ V | $\mathbf{1 6}$ V |
| :--- | :--- | :--- |
| Single | AD8541 |  |
| Dual | AD8542 | ADA4665-2 |
| Quad | AD8544 |  |

Table 2. Other Rail-to-Rail Input/Output Op Amps

| Supply | $\mathbf{5 V}$ | $\mathbf{1 6}$ V | $\mathbf{3 6}$ V |
| :--- | :--- | :--- | :--- |
| Single | AD8603 | AD8663 |  |
| Dual | AD8607 | AD8667 | ADA4091-2 |
| Quad | AD8609 | AD8669 |  |

Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## ADA4665-2

## TABLE OF CONTENTS

Features .....  1
Applications .....  1
Pin Configurations .....  1
General Description .....  1
Revision History ..... 2
Specifications ..... 3
Electrical Characteristics-16 V Operation ..... 3
Electrical Characteristics-5 V Operation. ..... 4
Absolute Maximum Ratings .....  .5
Thermal Resistance .....  5
ESD Caution .....  5
Typical Performance Characteristics ..... 6
Applications Information ..... 15
Rail-to-Rail Input Operation ..... 15
Current Shunt Sensor ..... 15
Active Filters ..... 15
Outline Dimensions ..... 17
Ordering Guide ..... 17

## REVISION HISTORY

1/09—Revision 0: Initial Version

## SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS—16 V OPERATION

$\mathrm{V}_{\mathrm{SY}}=16 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=\mathrm{V}_{\mathrm{SY}} / 2, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 3.


## ADA4665-2

## ELECTRICAL CHARACTERISTICS—5 V OPERATION

$\mathrm{V}_{\mathrm{SY}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=\mathrm{V}_{\mathrm{SY}} / 2, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 4.

| Parameter | Symbol | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT CHARACTERISTICS |  |  |  |  |  |  |
| Offset Voltage | Vos | $\mathrm{V}_{\text {cm }}=5 \mathrm{~V}$ |  | 1 | 4 | mV |
|  |  | $\mathrm{V}_{\text {cm }}=0 \mathrm{~V}$ to 5 V |  | 1 | 6 | mV |
|  |  | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ |  |  | 9 | mV |
| Offset Voltage Drift | $\Delta \mathrm{V}_{\text {os }} / \Delta \mathrm{T}$ | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ |  | 3 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Bias Current |  |  |  | 0.1 | 1 | pA |
|  |  | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ |  |  | 100 | pA |
| Input Offset Current | los |  |  | 0.1 | 1 | $\mathrm{pA}$ |
|  |  | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ | 0 |  | 10 | pA |
| Input Voltage Range |  | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ |  |  | 5 |  |
| Common-Mode Rejection Ratio | CMRR | $\mathrm{V}_{\mathrm{cm}}=0 \mathrm{~V} \text { to } 5 \mathrm{~V}$ | 55 | 75 |  | $\mathrm{dB}$ |
|  |  | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ | 50 |  |  | dB |
| Large Signal Voltage Gain | Avo | $\mathrm{RL}=10 \mathrm{k} \Omega, \mathrm{V}_{0}=0.5 \mathrm{~V}$ to 4.5 V$-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ | 85 | 100 |  | dB |
|  |  |  | 75 |  |  | dB |
| Input Resistance | RIN |  |  | 1 |  | G $\Omega$ |
| Input Capacitance, Differential Mode | Cindm |  |  | 2 |  | pF |
| Input Capacitance, Common Mode | CINCM |  |  | 7 |  | pF |
| OUTPUT CHARACTERISTICS |  |  |  |  |  |  |
| Output Voltage High | V OH | $\mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega$ to $\mathrm{V}_{\text {CM }}$ | 4.95 | 4.99 |  | V |
|  |  | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ | 4.9 |  |  | V |
|  |  | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \text { to } \mathrm{V}_{\mathrm{CM}} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C} \end{aligned}$ | 4.94.8 | 4.96 |  | V |
|  |  |  |  |  |  | V |
| Output Voltage Low | VoL | $\mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{CM}}$ |  | 3 | 5 | mV |
|  |  | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ |  |  | 10 | mV |
|  |  | $\begin{aligned} & R_{\mathrm{L}}=10 \mathrm{k} \Omega \text { to } \mathrm{V}_{\mathrm{CM}} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C} \end{aligned}$ |  | 30 | 50 | mV |
|  |  |  |  |  | 100 | mV |
| Closed-Loop Output Impedance |  | $\mathrm{f}=100 \mathrm{kHz}, \mathrm{Av}=1$ |  | $\pm 8$ |  | mA |
|  | Zout |  | 100 |  |  | $\Omega$ |
| POWER SUPPLY |  | $f=100 \mathrm{kHz}, \mathrm{Av}^{\text {a }} 1$ |  |  | $\begin{aligned} & 350 \\ & 600 \end{aligned}$ |  |
| Power Supply Rejection Ratio |  | $\mathrm{V}_{\text {SY }}=5 \mathrm{~V}$ to 16 V | 70 | 95 |  | dB |
|  | PSRR | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ | 65 |  |  | dB |
| Supply Current per Amplifier | Isy | $\mathrm{l}=0 \mathrm{~mA}$ |  | 270 |  | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
|  |  | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ |  |  |  |  |
| DYNAMIC PERFORMANCE |  |  |  |  |  |  |
| Slew Rate | SR | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{C}_{L}=50 \mathrm{pF}, \mathrm{A}_{\mathrm{v}}=1$ |  | 1 |  | V/ $/ \mathrm{s}$ |
| Settling Time to 0.1\% | ts | $\mathrm{V}_{\mathrm{IN}}=1 \mathrm{~V}$ step, $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 6.5 |  |  |
| Gain Bandwidth Product | GBP | $\mathrm{RL}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{A}_{\mathrm{v}}=1$ |  | 1.2 |  | MHz |
| Phase Margin | $Ф_{\text {M }}$ | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{A}_{\mathrm{V}}=1$ |  |  |  | Degrees |
| NOISE PERFORMANCE |  |  |  |  |  |  |
| Voltage Noise | $\begin{aligned} & e_{n} p-p \\ & e_{n} \end{aligned}$ | $\mathrm{f}=0.1 \mathrm{~Hz}$ to 10 Hz |  | 3 |  | $\mu \vee \mathrm{p}-\mathrm{p}$ |
| Voltage Noise Density |  | $\mathrm{f}=1 \mathrm{kHz}$ |  | 32 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
|  |  | $\mathrm{f}=10 \mathrm{kHz}$$\mathrm{f}=1 \mathrm{kHz}$ |  | 27 |  | $\mathrm{nV} / \mathrm{VHz}$ <br> fA/ $\sqrt{ } \mathrm{Hz}$ |
| Current Noise Density | $\mathrm{i}_{\mathrm{n}}$ |  |  | 50 |  |  |

## ABSOLUTE MAXIMUM RATINGS

Table 5.

| Parameter | Rating |
| :--- | :--- |
| Supply Voltage | 16.5 V |
| Input Voltage ${ }^{1}$ | $\mathrm{GND}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{sY}}+0.3 \mathrm{~V}$ |
| Input Current | $\pm 10 \mathrm{~mA}$ |
| Differential Input Voltage | $\pm \mathrm{V}_{\mathrm{SY}}$ |
| Output Short-Circuit Duration to GND | Indefinite |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Junction Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 60 sec ) | $300^{\circ} \mathrm{C}$ |

${ }^{1}$ The input pins have clamp diodes to the power supply pins.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL RESISTANCE

$\theta_{\mathrm{JA}}$ is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages. This value was measured using a 4-layer JEDEC standard printed circuit board.

Table 6. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\mathbf{J A}}$ | $\boldsymbol{\theta}_{\mathbf{\prime}}$ | Unit |
| :--- | :--- | :--- | :--- |
| 8-Lead SOIC_N (R-8) | 158 | 43 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 8-Lead MSOP (RM-8) | 186 | 52 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## ADA4665-2

## TYPICAL PERFORMANCE CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.


Figure 3. Input Offset Voltage Distribution


Figure 4. Input Offset Voltage Drift Distribution


Figure 5. Input Offset Voltage vs. Common-Mode Voltage


Figure 6. Input Offset Voltage Distribution


Figure 7. Input Offset Voltage Drift Distribution


Figure 8. Input Offset Voltage vs. Common-Mode Voltage
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.


Figure 9. Input Bias Current vs. Temperature


Figure 10. Input Bias Current vs. Input Common-Mode Voltage


Figure 11. Output Voltage ( $V_{O H}$ ) to Supply Rail vs. Load Current


Figure 12. Input Bias Current vs. Temperature


Figure 13. Input Bias Current vs. Input Common-Mode Voltage


Figure 14. Output Voltage ( $V_{O H}$ ) to Supply Rail vs. Load Current

## ADA4665-2

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.


Figure 15. Output Voltage (Vol) to Supply Rail vs. Load Current


Figure 16. Output Voltage (VOH) vs. Temperature


Figure 17. Output Voltage (VoL) vs. Temperature


Figure 18. Output Voltage (Vol) to Supply Rail vs. Load Current


Figure 19. Output Voltage (VOH) vs. Temperature


Figure 20. Output Voltage (Vol) vs. Temperature
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.


Figure 21. Open-Loop Gain and Phase vs. Frequency


Figure 22. Closed-Loop Gain vs. Frequency


Figure 23. Output Impedance vs. Frequency


Figure 24. Open-Loop Gain and Phase vs. Frequency


Figure 25. Closed-Loop Gain vs. Frequency


Figure 26. Output Impedance vs. Frequency

## ADA4665-2

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.


Figure 27. CMRR vs. Frequency


Figure 28. PSRR vs. Frequency


Figure 29. Small Signal Overshoot vs. Load Capacitance


Figure 30. CMRR vs. Frequency


Figure 31. PSRR vs. Frequency


Figure 32. Small Signal Overshoot vs. Load Capacitance
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.


Figure 33. Large Signal Transient Response


Figure 34. Small Signal Transient Response


Figure 35. Positive Overload Recovery


Figure 36. Large Signal Transient Response


Figure 37. Small Signal Transient Response


Figure 38. Positive Overload Recovery

## ADA4665-2

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.


Figure 39. Negative Overload Recovery


Figure 40. Negative Settling Time to 0.1\%


Figure 41. Positive Settling Time to $0.1 \%$


Figure 42. Negative Overload Recovery


Figure 43. Negative Settling Time to 0.1\%


Figure 44. Positive Settling Time to 0.1\%
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.


Figure 45. Voltage Noise Density vs. Frequency


Figure 46. 0.1 Hz to 10 Hz Noise


Figure 47. Supply Current vs. Supply Voltage


Figure 48. Voltage Noise Density vs. Frequency


Figure 49. 0.1 Hz to 10 Hz Noise


Figure 50. Supply Current vs. Temperature

## ADA4665-2

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.


Figure 51. Channel Separation vs. Frequency


Figure 52. THD + Noise vs. Frequency


Figure 53. Channel Separation vs. Frequency


Figure 54. THD + Noise vs. Frequency

## APPLICATIONS INFORMATION

## RAIL-TO-RAIL INPUT OPERATION

The ADA4665-2 is a unity-gain stable CMOS operational amplifier designed with rail-to-rail input/output swing capability to optimize performance. The rail-to-rail input feature is vital to maintain the wide dynamic input voltage range and to maximize signal swing to both supply rails. For example, the rail-to-rail input feature is extremely useful in buffer applications where the input voltage must cover both the supply rails.

The input stage has two input differential pairs, nMOS and pMOS. When the input common-mode voltage is at the low end of the input voltage range, the pMOS input differential pair is active and amplifies the input signal. As the input commonmode voltage is slowly increased, the pMOS differential pair gradually turns off while the nMOS input differential pair turns on. This transition is inherent to all rail-to-rail input amplifiers that use the dual differential pairs topology. For the ADA4665-2, this transition occurs approximately 1 V away from the positive rail and results in a change in offset voltage due to the different offset voltages of the differential pairs (see Figure 5 and Figure 8).

## CURRENT SHUNT SENSOR

Many applications require the sensing of signals near the positive or the negative rails. Current shunt sensors are one such application and are mostly used for feedback control systems. They are also used in a variety of other applications, including power metering, battery fuel gauging, and feedback controls in electrical power steering. In such applications, it is desirable to use a shunt with very low resistance to minimize the series voltage drop. This not only minimizes wasted power, but also allows the measurement of high currents while saving power. The ADA4665-2 provides a low cost solution for implementing current shunt sensors.
Figure 55 shows a low-side current sensing circuit, and Figure 56 shows a high-side current sensing circuit using the ADA4665-2. A typical shunt resistor of $0.1 \Omega$ is used. In these circuits, the difference amplifier amplifies the voltage drop across the shunt resistor by a factor of 100 . For true difference amplification, matching of the resistor ratio is very important, where $\mathrm{R} 1 / \mathrm{R} 2=$ R3/R4. The rail-to-rail feature of the ADA4665-2 allows the output of the op amp to almost reach 16 V (the power supply of the op amp). This allows the current shunt sensor to sense up to approximately 1.6 A of current.


Figure 55. Low-Side Current Sensing Circuit

$\begin{aligned} * V_{\text {OUT }} & =\text { AMPLIFIER GAIN } \times \text { VOLTAGE ACROSS } R_{S} \\ & =100 \times R_{S} \times 1 \\ & =10 \times 1\end{aligned}$
Figure 56. High-Side Current Sensing Circuit

## ACTIVE FILTERS

The ADA4665-2 is well suited for active filter designs. An active filter requires an op amp with a unity-gain bandwidth at least 100 times greater than the product of the corner frequency, $\mathrm{f}_{\mathrm{c}}$, and the quality factor, Q . An example of an active filter is the Sallen-Key, one of the most widely used filter topologies. This topology gives the user the flexibility of implementing either a low-pass or a high-pass filter by simply interchanging the resistors and capacitors. To achieve the desired performance, $1 \%$ or better component tolerances are usually required.
Figure 57 shows a two-pole low-pass filter. It is configured as a unity-gain filter with cutoff frequency at 10 kHz . Resistor and capacitor values are chosen to give a quality factor, Q , of $1 / \sqrt{ } 2$ for a Butterworth filter, which has maximally flat pass-band frequency response. Figure 58 shows the frequency response of the low-pass Sallen-Key filter. The response falls off at a rate of 40 dB per decade after the cutoff frequency of 10 kHz .

## ADA4665-2



Figure 57. Two-Pole Low-Pass Filter
When R1 = R2 and $\mathrm{C} 1=2 \mathrm{C} 2$, the values of Q and the cutoff frequency are calculated as follows:

$$
\begin{aligned}
& Q=\frac{\sqrt{R 1 R 2 C 1 C 2}}{C 2(R 1+R 2)} \\
& f_{c}=\frac{1}{2 \pi \sqrt{R 1 R 2 C 1 C 2}}
\end{aligned}
$$



Figure 58. Low-Pass Filter: Gain vs. Frequency

Figure 59 shows a two-pole high-pass filter, with cutoff frequency at 10 kHz and quality factor, Q , of $1 / \sqrt{ } 2$.


Figure 59. Two-Pole High-Pass Filter
When $\mathrm{R} 2=2 \mathrm{R} 1$ and $\mathrm{C} 1=\mathrm{C} 2$, the values of Q and the cutoff frequency are calculated as follows:


Figure 60. High-Pass Filter: Gain vs. Frequency

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-012-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 61.8-Lead Standard Small Outline Package [SOIC_N] Narrow Body
( $R-8$ )
Dimensions shown in millimeters and (inches)


Figure 62. 8-Lead Mini Small Outline Package [MSOP] (RM-8)
Dimensions shown in millimeters

ORDERING GUIDE

| Model | Temperature Range | Package Description | Package Option | Branding |
| :---: | :---: | :---: | :---: | :---: |
| ADA4665-2ARZ ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |  |
| ADA4665-2ARZ-RL' ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |  |
| ADA4665-2ARZ-R7 ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |  |
| ADA4665-2ARMZ ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead MSOP | RM-8 | A26 |
| ADA4665-2ARMZ-R71 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead MSOP | RM-8 | A26 |
| ADA4665-2ARMZ-RL ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead MSOP | RM-8 | A26 |

## ADA4665-2

NOTES

NOTES

## ADA4665-2

## NOTES

