74LVCH322244A

32-bit buffer/line driver; 30 Ω series termination resistors; 5 V tolerant input/output; 3-state

Rev. 3 — 16 December 2011

Product data sheet

1. General description

The 74LVCH322244A is a 32-bit non-inverting buffer/line driver with 3-state outputs. The 3-state outputs are controlled by the output enable inputs nOE. A HIGH on input nOE causes the outputs to assume a high-impedance OFF-state.

The device is designed with 30 Ω series termination resistors in both HIGH and LOW output stages to reduce line noise.

To ensure the high-impedance state during power-up or power-down, input $n\overline{OE}$ should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3 V or 5 V devices. In 3-state operation, outputs can handle 5 V. These features allow the use of these devices in a mixed 3.3 V and 5 V environment.

Bus hold on data inputs eliminates the need for external pull-up resistors to hold unused or floating data inputs at a valid logic level.

2. Features and benefits

- 5 V tolerant inputs/outputs for interfacing with 5 V logic
- Wide supply voltage range from 1.2 V to 3.6 V
- CMOS low power consumption
- MULTIBYTE flow-through standard pin-out architecture
- Low inductance multiple power and ground pins for minimum noise and ground bounce
- Direct interface with TTL levels
- Integrated 30 Ω termination resistors
- All data inputs have bus hold
- Complies with JEDEC standard:
 - ◆ JESD8-7A (1.65 V to 1.95 V)
 - ◆ JESD8-5A (2.3 V to 2.7 V)
 - ◆ JESD8-C/JESD36 (2.7 V to 3.6 V)
- ESD protection:
 - ♦ HBM JESD22-A114F exceeds 2000 V
 - ♦ MM JESD22-A115-B exceeds 200 V
 - CDM JESD22-C101E exceeds 1000 V
- Specified from -40 °C to +85 °C and -40 °C to +125 °C




Packaged in plastic fine-pitch ball grid array package


3. Ordering information

Table 1: Ordering information

Type number	Package			
	Temperature range	Name	Description	Version
74LVCH322244AEC	-40 °C to +85 °C	LFBGA96	plastic low profile fine pitch ball grid array package; 96 balls; body $13.5 \times 5.5 \times 1.05$ mm	SOT536-1

4. Functional diagram





74LVCH322244A

All information provided in this document is subject to legal disclaimers.

5. Pinning information

5.1 Pinning




Fig 3. Pin configuration

5.2 Pin description

Table 2: Pin description

Ball	Symbol	Description
$n\overline{OE}$ (n = 1 to 8)	A3, A4, H4, H3, J3 J4, T4, T3	3-state output enable inputs (active LOW)
1A[0:3]	A5, A6, B5, B6	data input
2A[0:3]	C5, C6, D5, D6	
3A[0:3]	E5, E6, F5, F6	
4A[0:3]	G5, G6, H6, H5	
5A[0:3]	J5, J6, K5, K6	
6A[0:3]	L5, L6, M5, M6	
7A[0:3]	N5, N6, P5, P6	
8A[0:3]	R5, R6, T6, T5	
1Y[0:3]	A2, A1, B2, B1	data output
2Y[0:3]	C2, C1, D2, D1	
3Y[0:3]	E2, E1, F2, F1	
4Y[0:3]	G2, G1, H1, H2	
5Y[0:3]	J2, J1, K2, K1	
6Y[0:3]	L2, L1, M2, M1	
7Y[0:3]	N2, N1, P2, P1	
8Y[0:3]	R2, R1, T1, T2	
V _{CC}	C3, C4, F3, F4, L3, L4, P3, P4	supply voltage
GND	B3, B4, D3, D4, E3, E4, G3, G4, K3, K4, M3, M4, N3, N4, R3, R4	ground (0 V)

6. Functional description

Table 3: Functional table[1]

Input nOE	Output	
nOE	nAn	nYn
L	L	L
L	Н	Н
Н	X	Z

^[1] H = HIGH voltage level; L = LOW voltage level; X = don't care; Z = high-impedance OFF-state

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		-0.5	+6.5	V
I _{IK}	input clamping current	V _I < 0	-50	-	mA
V_{I}	input voltage		<u>[1]</u> –0.5	+6.5	V
I _{OK}	output clamping current	$V_O > V_{CC}$ or $V_O < 0$	-	±50	mA
V _O	output voltage	output HIGH or LOW state	<u>[2]</u> –0.5	$V_{CC} + 0.5$	V
		output 3-state	<u>[2]</u> –0.5	+6.5	V
I _O	output current	$V_O = 0 V \text{ to } V_{CC}$	-	±50	mA
I _{CC}	supply current		-	200	mA
I_{GND}	ground current		-200	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}$	[3] -	500	mW

^[1] The minimum input voltage ratings may be exceeded if the input current ratings are observed.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Parameter	Conditions	Min	Тур	Max	Unit
supply voltage		1.65	-	3.6	V
	functional	1.2	-	-	V
input voltage		0	-	5.5	V
output voltage	output HIGH or LOW state	0	-	V_{CC}	V
	output 3-state	0	-	5.5	V
ambient temperature	in free air	-40	-	+125	°C
input transition rise and fall rate	V_{CC} = 1.65 V to 2.7 V	-	-	20	ns/V
	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	-	-	10	ns/V
	supply voltage input voltage output voltage ambient temperature	$\begin{tabular}{lll} supply voltage & & & & \\ \hline functional & & \\ \hline input voltage & & output HIGH or LOW state \\ \hline output voltage & output 3-state \\ \hline ambient temperature & in free air \\ \hline input transition rise and fall rate & $V_{CC} = 1.65 \ V \ to \ 2.7 \ V \end{tabular}$	$\begin{array}{c} \text{supply voltage} & 1.65 \\ \hline \text{functional} & 1.2 \\ \hline \text{input voltage} & 0 \\ \hline \text{output voltage} & \text{output HIGH or LOW state} & 0 \\ \hline \text{output 3-state} & 0 \\ \hline \text{ambient temperature} & \text{in free air} & -40 \\ \hline \text{input transition rise and fall rate} & V_{\text{CC}} = 1.65 \text{ V to 2.7 V} & - \\ \hline \end{array}$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

74LVCH322244A

All information provided in this document is subject to legal disclaimers.

^[2] The output voltage ratings may be exceeded if the output current ratings are observed.

^[3] Above 70 °C the value of P_{tot} derates linearly with 1.8 mW/K.

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

V _{IH}			Conditions		-40 °C to +85 °C			-40 °C to +125 °C	
V_{IH}				Min	Typ[1]	Max	Min	Max	
	HIGH-level	V _{CC} = 1.2 V		1.08	-	-	1.08	-	٧
	input voltage	V _{CC} = 1.65 V to 1.95 V		$0.65 \times V_{CC}$	-	-	$0.65 \times V_{CC}$	-	٧
		V _{CC} = 2.3 V to 2.7 V		1.7	-	-	1.7	-	V
		V _{CC} = 2.7 V to 3.6 V		2.0	-	-	2.0	-	V
V _{IL}	LOW-level input	V _{CC} = 1.2 V		-	-	0.12	-	0.12	V
	voltage	V _{CC} = 1.65 V to 1.95 V		-	-	$0.35 \times V_{CC}$	-	$0.35 \times V_{CC}$	V
		V _{CC} = 2.3 V to 2.7 V		-	-	0.7	-	0.7	V
		V _{CC} = 2.7 V to 3.6 V		-	-	0.8	-	0.8	V
V _{OH}	HIGH-level	$V_I = V_{IH}$ or V_{IL}							
output voltage	$I_O = -100 \mu A;$ $V_{CC} = 1.65 \text{ V to } 3.6 \text{ V}$		V _{CC} - 0.2	V _{CC}	-	V _{CC} - 0.3	-	V	
		$I_{O} = -2 \text{ mA}; V_{CC} = 1.65 \text{ V}$		1.2	-	-	1.05	-	V
		$I_{O} = -4 \text{ mA}; V_{CC} = 2.3 \text{ V}$		1.8	-	-	1.65	-	V
		$I_{O} = -6 \text{ mA}; V_{CC} = 2.7 \text{ V}$		2.2	-	-	2.05	-	V
		$I_{O} = -12 \text{ mA}; V_{CC} = 3.0 \text{ V}$		2.2	-	-	2.0	-	V
V _{OL} LOW-level	$V_I = V_{IH}$ or V_{IL}								
	output voltage	$I_O = 100 \mu A;$ $V_{CC} = 1.65 \text{ V to } 3.6 \text{ V}$		-	-	0.2	-	0.3	V
		$I_O = 2 \text{ mA}; V_{CC} = 1.65 \text{ V}$		-	-	0.45	-	0.65	V
		$I_0 = 4 \text{ mA}; V_{CC} = 2.3 \text{ V}$		-	-	0.6	-	0.8	V
		$I_0 = 6 \text{ mA}; V_{CC} = 2.7 \text{ V}$		-	-	0.4	-	0.6	V
		$I_O = 12 \text{ mA}; V_{CC} = 3.0 \text{ V}$		-	-	0.55	-	0.8	V
l _l	input leakage current	$V_{CC} = 3.6 \text{ V};$ $V_{I} = 5.5 \text{ V or GND}$	[2]	-	±0.1	±5	-	±20	μΑ
l _{OZ}	OFF-state output current	$V_I = V_{IH}$ or V_{IL} ; $V_{CC} = 3.6$ V; $V_O = 5.5$ V or GND;	[2]	-	±0.1	±5	-	±20	μΑ
l _{OFF}	power-off leakage supply	$V_{CC} = 0 \text{ V}; V_{I} \text{ or } V_{O} = 5.5 \text{ V}$		-	±0.1	±10	-	±20	μΑ
I _{CC}	supply current	$V_{CC} = 3.6 \text{ V};$ $V_I = V_{CC} \text{ or GND}; I_O = 0 \text{ A}$		-	0.1	40	-	160	μА
Δl _{CC}	additional supply current	per input pin; $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V};$ $V_{I} = V_{CC} - 0.6 \text{ V};$ $I_{O} = 0 \text{ A}$		-	5	500	-	5000	μΑ
C _I	input capacitance	$V_{CC} = 0 \text{ V to } 3.6 \text{ V};$ $V_{I} = \text{GND to } V_{CC}$		-	5.0	-	-	-	pF
I _{BHL}	bus hold LOW	V _{CC} = 1.65 V; V _I = 0.58 V	[3][4]	10	-	-	10	-	μΑ
	current	$V_{CC} = 2.3 \text{ V}; V_{I} = 0.7 \text{ V}$		30	-	-	25	-	μΑ
		$V_{CC} = 3.0 \text{ V}; V_I = 0.8 \text{ V}$		75	-	-	60	-	μΑ

74LVCH322244A

All information provided in this document is subject to legal disclaimers.

Table 6. Static characteristics ... continued

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Conditions) °C to +85	i °C	–40 °C to	+125 °C	Unit
				Min	Typ[1]	Max	Min	Max	
I _{BHH} bus hold HIGH	$V_{CC} = 1.65 \text{ V}; V_I = 1.07 \text{ V}$	[3][4]	-10	-	-	-10	-	μΑ	
	current	$V_{CC} = 2.3 \text{ V}; V_I = 1.7 \text{ V}$		-30	-	-	-25	-	μΑ
		$V_{CC} = 3.0 \text{ V}; V_I = 2.0 \text{ V}$		-75	-	-	-60	-	μΑ
I _{BHLO}	I _{BHLO} bus hold LOW	V _{CC} = 1.95 V	[3][5]	200	-	-	200	-	μΑ
	overdrive current	$V_{CC} = 2.7 \text{ V}$		300	-	-	300	-	μΑ
	Current	V _{CC} = 3.6 V		500	-	-	500	-	μΑ
I _{BHHO}	I _{BHHO} bus hold HIGH overdrive current	V _{CC} = 1.95 V	[3][5]	-200	-	-	-200	-	μΑ
		$V_{CC} = 2.7 \text{ V}$		-300	-	-	-300	-	μΑ
	Current	$V_{CC} = 3.6 \text{ V}$		-500	-	-	-500	-	μΑ

^[1] All typical values are measured at V_{CC} = 3.3 V (unless stated otherwise) and T_{amb} = 25 °C.

10. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V). For test circuit see <u>Figure 6</u>.

Symbol	Parameter	er Conditions		T _{amb} =	–40 °C to	+85 °C	-40 °C to +125 °C		Unit
				Min	Typ[1]	Max	Min	Max	
t _{pd} propagation		nAn to nYn; see Figure 4	[2]						
	delay	$V_{CC} = 1.2 \text{ V}$		-	11.0	-	-	-	ns
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		1.5	6.0	15.0	1.5	17.2	ns
		V_{CC} = 2.3 V to 2.7 V		1.0	3.2	7.4	1.0	8.2	ns
		$V_{CC} = 2.7 \text{ V}$		1.0	3.3	6.7	1.0	8.5	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		1.0	2.7	5.8	1.0	7.5	ns
t _{en}	enable time	nOE to nYn; see Figure 5	[2]						
		$V_{CC} = 1.2 \text{ V}$		-	15.0	-	-	-	ns
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		1.7	6.8	15.3	1.7	17.7	ns
		V_{CC} = 2.3 V to 2.7 V		1.5	3.8	8.0	1.5	8.9	ns
		$V_{CC} = 2.7 \text{ V}$		1.5	4.2	7.6	1.5	9.5	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		1.0	3.1	6.0	1.0	7.5	ns
t _{dis}	disable time	nOE to nYn; see Figure 5	[2]						
		$V_{CC} = 1.2 \text{ V}$		-	10.0	-	-	-	ns
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		2.2	3.9	8.2	2.2	9.5	ns
		V_{CC} = 2.3 V to 2.7 V		0.5	2.1	4.4	0.5	5.0	ns
		$V_{CC} = 2.7 \text{ V}$		1.5	3.1	4.7	1.5	6.0	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		1.5	2.8	4.5	1.5	6.0	ns

74LVCH322244A

All information provided in this document is subject to legal disclaimers.

^[2] The bus hold circuit is switched off when $V_1 > V_{CC}$, allowing 5.5 V on the input terminal.

^[3] Valid for data inputs only. Note that control inputs do not have a bus hold circuit.

^[4] The specified sustaining current at the data input holds the input below the specified V_I level.

^[5] The specified overdrive current at the data input forces the data input to the opposite logic input state.


Table 7. Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 6.

Symbol	Symbol Parameter Conditions			$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}$			–40 °C to	Unit	
				Min	Typ[1]	Max	Min	Max	
t _{sk(o)}	output skew time	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	[3]	-	-	1.0	-	1.5	ns
C _{PD} power	per flip-flop; $V_I = GND$ to V_{CC}	<u>[4]</u>							
	dissipation	outputs enabled							
	capacitance	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		-	4.8	-	-	-	pF
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-	8.3	-	-	-	pF
		V _{CC} = 3.0 V to 3.6 V		-	11.4	-	-	-	pF

- [1] Typical values are measured at $T_{amb} = 25$ °C and $V_{CC} = 1.2$ V, 1.8 V, 2.5 V, 2.7 V, and 3.3 V respectively.
- [2] t_{pd} is the same as t_{PLH} and t_{PHL} .
 - ten is the same as tPZL and tPZH.
 - t_{dis} is the same as t_{PLZ} and t_{PHZ} .
- [3] Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
- [4] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).
 - $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:
 - f_i = input frequency in MHz; f_o = output frequency in MHz
 - C_L = output load capacitance in pF
 - V_{CC} = supply voltage in Volts
 - N = number of inputs switching
 - $\Sigma(C_L \times V_{CC}^2 \times f_0)$ = sum of the outputs

11. AC waveforms




 V_M = 1.5 V at $V_{CC} \ge$ 2.7 V or

 $V_M = 0.5 \times V_{CC}$ at $V_{CC} < 2.7$ V.

 V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Fig 4. Input (nAn) to output (nYn) propagation delay times



 $V_M = 1.5 \text{ V at } V_{CC} \ge 2.7 \text{ V};$

 $V_M = 0.5 \times V_{CC}$ at $V_{CC} < 2.7$ V.

 $V_X = V_{OL} + 0.3 \text{ V at } V_{CC} \ge 2.7 \text{ V or }$

 V_X = V_{OL} + 0.1 V at V_{CC} < 2.7 V.

 $V_Y = V_{OH} - 0.3 \; V$ at $V_{CC} \geq 2.7 \; V$ or


 $V_Y = V_{OH} - 0.1 \text{ V}$ at $V_{CC} < 2.7 \text{ V}$.


 V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Fig 5. 3-state enable and disable times

Product data sheet

8 of 14





Test data is given in Table 8.

Definitions for test circuit:

R_L = Load resistance.

 C_L = Load capacitance including jig and probe capacitance.

 R_T = Termination resistance should be equal to output impedance Z_0 of the pulse generator.

 V_{EXT} = External voltage for measuring switching times.

Fig 6. Load circuitry for switching times

Table 8. Test data

Supply voltage	Input		Load		V _{EXT}			
	VI	t _r , t _f	CL	R _L	t _{PLH} , t _{PHL}	t_{PLZ}, t_{PZL}	t _{PHZ} , t _{PZH}	
1.2 V	V_{CC}	≤ 2 ns	30 pF	1 k Ω	open	$2\times V_{CC}$	GND	
1.65 V to 1.95 V	V_{CC}	≤ 2 ns	30 pF	1 kΩ	open	$2\times V_{CC}$	GND	
2.3 V to 2.7 V	V_{CC}	≤ 2 ns	30 pF	500Ω	open	$2\times V_{CC}$	GND	
2.7 V	2.7 V	≤ 2.5 ns	50 pF	500Ω	open	$2\times V_{CC}$	GND	
3.0 V to 3.6 V	2.7 V	≤ 2.5 ns	50 pF	500Ω	open	$2\times V_{CC}$	GND	

12. Package outline

LFBGA96: plastic low profile fine-pitch ball grid array package; 96 balls; body 13.5 x 5.5 x 1.05 mm SOT536-1




Fig 7. Package outline SOT536-1 (LFBGA96)

74LVCH322244A All information provided in this document is subject to legal disclaimers.

13. Abbreviations

Table 9. Abbreviations

Acronym	Description
CDM	Charged Device Model
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

14. Revision history

Table 10: Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74LVCH322244A v.3	20111216	Product data sheet	-	74LVCH322244A v.2
Modifications:	 The format of NXP Semicon 		signed to comply with	the new identity guidelines of
	 Legal texts ha 	ve been adapted to the new	company name where	appropriate.
	• Table 4, Table	5, Table 6, Table 7 and Table	e 8: values added for l	ower voltage ranges.
74LVCH322244A v.2	20040519	Product specification	-	74LVCH322244A v.1
74LVCH322244A v.1	19991124	Product specification	-	-

11 of 14

15. Legal information

15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

74LVCH322244A

All information provided in this document is subject to legal disclaimers.

74LVCH322244A

32-bit buffer/line driver; 30 Ω resistors; 5 V tolerance; 3-state

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

13 of 14

74LVCH322244A

32-bit buffer/line driver; 30 Ω resistors; 5 V tolerance; 3-state

17. Contents

1	General description
2	Features and benefits
3	Ordering information
4	Functional diagram 2
5	Pinning information 3
5.1	Pinning
5.2	Pin description
6	Functional description 4
7	Limiting values4
8	Recommended operating conditions 4
9	Static characteristics 5
10	Dynamic characteristics 6
11	AC waveforms
12	Package outline 10
13	Abbreviations11
14	Revision history 11
15	Legal information
15.1	Data sheet status
15.2	Definitions
15.3	Disclaimers
15.4	Trademarks13
16	Contact information
17	Contents 1/

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2011.

All rights reserved.

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 16 December 2011

Document identifier: 74LVCH322244A