## Data Sheet

## FEATURES

Single-supply operation: 3.0 V to 30 V
Wide input voltage range
Rail-to-rail output swing
Low supply current: $\mathbf{2 0 0} \mu \mathrm{A} /$ amplifier
Wide bandwidth: 1.2 MHz
Slew rate: $0.46 \mathrm{~V} / \mu \mathrm{s}$
Low offset voltage: $\mathbf{2 5 0} \mu \mathrm{V}$ maximum
No phase reversal
Overvoltage protection (OVP)
25 V above/below supply rails at $\pm 5 \mathrm{~V}$
12 V above/below supply rails at $\pm 15 \mathrm{~V}$

## APPLICATIONS

Industrial process control
Battery-powered instrumentation
Power supply control and protection
Telecommunications
Remote sensors
Low voltage strain gage amplifiers
DAC output amplifiers

## GENERAL DESCRIPTION

The ADA4091-2 dual and ADA4091-4 quad are micropower, single-supply, 1.2 MHz bandwidth amplifiers featuring rail-torail inputs and outputs. They are guaranteed to operate from a +3.0 V to +30 V single supply as well as from $\pm 1.5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ dual supplies.

The ADA4091-2/ADA4091-4 features a unique input stage that allows the input voltage to exceed either supply safely without any phase reversal or latch-up; this is called overvoltage protection (OVP).

Applications for these amplifiers include portable telecommunications equipment, power supply control and protection, and interface for transducers with wide output ranges. Sensors requiring a rail-to-rail input amplifier include Hall effect, piezoelectric, and resistive transducers.

The ability to swing rail-to-rail at both the input and output enables designers, for example, to build multistage filters in single-supply systems and to maintain high signal-to-noise ratios (SNR).
The ADA4091-2/ADA4091-4 is specified over the extended industrial temperature range of $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. The ADA4091-2/ ADA4091-4 is part of the growing selection of 36 V , low power operational amplifiers from Analog Devices, Inc., (see Table 1).

## PIN CONFIGURATIONS



Figure 1. 8-Lead, Narrow-Body SOIC (R-8)


Figure 3. 14-Lead TSSOP (RU-14)


NOTES

1. NC = NO CONNECT.
2. IT IS RECOMMENDED TO CONNECT THE EXPOSED PAD TO V-.

Figure 4. 16-Lead LFCSP (CP-16-17)
The ADA4091-2 is available in 8-lead, plastic SOIC and 8-lead LFCSP packages. The ADA4091-4 is available in 14-lead TSSOP and 16-lead LFCSP surface-mount packages.

Table 1. Low Power, 36 V Operational Amplifiers

| Family | Rail-to-Rail I/O | PJFET | Low Noise |
| :--- | :--- | :--- | :--- |
| Single |  |  | OP1177 |
| Dual | ADA4091-2 | AD8682 | OP2177 |
| Quad | ADA4091-4 | AD8684 | OP4177 |

## TABLE OF CONTENTS

Features .....  1
Applications ..... 1
General Description .....  1
Pin Configurations .....  1
Revision History .....  2
Specifications ..... 3
Electrical Specifications ..... 3
Absolute Maximum Ratings ..... 6
Thermal Resistance ..... 6
REVISION HISTORY
5/2016-Rev. G. to Rev. H
Changed CP-8-9 to CP-8-21 Throughout
Changes to Figure 2 ..... 1
Updated Outline Dimensions ..... 16
Changes to Ordering Guide ..... 18
10/2013-Rev. F. to Rev. G
Changed Open-Loop Impedance to Closed-Loop Impedance (Throughout) ..... 3
Updated Outline Dimensions ..... 17
10/2010—Rev. E. to Rev. F
Changes to Features Section and General Description Section. 1 Changes to Outline Dimensions. ..... 17
5/2010—Rev. D. to Rev. E
Changes to Data Sheet Title .....  1
Changes to Table 2, Input Characteristics, Offset Voltage ..... 3
Changes to Table 3, Input Characteristics, Offset Voltage ..... 4
Changes to Table 4, Input Characteristics, Offset Voltage ..... 5
4/2010—Rev. C to Rev. D
Changes to Table 2, Added LFCSP to Input Characteristics .....  3
Changes to Table 3, Added LFCSP to Input Characteristics ..... 4
Changes to Table 4, Added LFCSP to Input Characteristics ..... 5
10/2009—Rev. B to Rev. CAdded 8-Lead LFCSP and 16-Lead LFCSP.Universal
Change to Features Section .....  1
Updated Outline Dimensions ..... 16
Changes to Ordering Guide ..... 18
ESD Caution ..... 6
Typical Performance Characteristics .....  7
Theory of Operation ..... 14
Input Stage ..... 14
Output Stage ..... 14
Input Overvoltage Protection ..... 15
Outline Dimensions ..... 16
Ordering Guide ..... 18
7/2009—Rev. A to Rev. B
Added New Part ADA4091-4 ..... Universal
Changes to Features Section, General Description Section, and Figure 4 .....  1
Added Figure 2, Renumbered Sequentially .....  1
Changes to Table 1 ..... 1
Changes to Table 2 .....  .3
Changes to Table 3 .....
Changes to Table 4 .....  5
Changes to Table 5 .....  .6
Changes to Table 6 ..... 6
Updated Outline Dimensions. ..... 16
Changes to Ordering Guide ..... 16
7/2009—Rev. 0 to Rev. A
Changes to Data Sheet Title ..... 1
Changes to Features ..... 1
Changes to Table 2. ..... 3
Changes to Table 3. .....  .4
Changes to Table 4. ..... 5
Added Input Current Parameter, Table 5 ..... 6
Added New Figure 12 and Figure 13, Renumbered Sequentially .....  8
Added New Figure 24 and Figure 25 ..... 10
Added New Figure 36 and Figure 37 ..... 12
Added New Figure 43 ..... 13
Changes to Input Overvoltage Protection Section ..... 15
Changes to Ordering Guide ..... 16
10/2008-Revision 0: Initial Version

ADA4091-2/ADA4091-4

## SPECIFICATIONS <br> ELECTRICAL SPECIFICATIONS

$\mathrm{V}_{\mathrm{SY}}= \pm 1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 2.

| Parameter | Symbol | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT CHARACTERISTICS Offset Voltage | Vos | ADA4091-4 LFCSP package $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ | $\begin{aligned} & -250 \\ & -400 \\ & -600 \end{aligned}$ | $\begin{aligned} & -40 \\ & -40 \end{aligned}$ | $\begin{aligned} & +250 \\ & +400 \\ & +600 \end{aligned}$ | $\mu \mathrm{V}$ $\mu \mathrm{V}$ $\mu \mathrm{V}$ |
| Offset Voltage Drift Input Bias Current | $\begin{aligned} & \Delta \mathrm{Vos} / \Delta \mathrm{T} \\ & \mathrm{I}_{\mathrm{B}} \end{aligned}$ |  | $-55$ | $\begin{aligned} & 2.5 \\ & -44 \end{aligned}$ |  | $\begin{aligned} & \mu \mathrm{V} /{ }^{\circ} \mathrm{C} \\ & \mathrm{nA} \end{aligned}$ |
|  |  | $\begin{aligned} & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & -55 \\ & -275 \end{aligned}$ |  | $\begin{aligned} & +55 \\ & +275 \end{aligned}$ | $\begin{aligned} & \mathrm{nA} \\ & \mathrm{nA} \end{aligned}$ |
| Input Offset Current | los | $\begin{aligned} & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & -3 \\ & -5 \\ & -75 \end{aligned}$ | 0.5 | $\begin{aligned} & +3 \\ & +5 \\ & +75 \end{aligned}$ | nA <br> nA <br> nA |
| Input Voltage Range |  |  |  |  | +1.5 |  |
| Common-Mode Rejection Ratio | CMRR | $\begin{aligned} & \mathrm{V}_{\mathrm{CM}}=-1.35 \mathrm{~V} \text { to }+1.35 \mathrm{~V} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 84 \\ & 78 \end{aligned}$ | $100$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Large Signal Voltage Gain | Avo | $\begin{aligned} & \mathrm{RL}=100 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{O}}=-1.2 \mathrm{~V} \text { to }+1.2 \mathrm{~V} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C} \\ & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{O}}=-1.2 \mathrm{~V} \text { to }+1.2 \mathrm{~V} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 106 \\ & 101 \\ & 92 \\ & 85 \end{aligned}$ | 113 <br> 94 |  | dB <br> dB <br> dB <br> dB |
| OUTPUT CHARACTERISTICS |  |  |  |  |  |  |
| Output Voltage High | $V_{\text {OH }}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega \text { to GND } \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C} \\ & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \text { to } \mathrm{GND} \\ & -40^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 1.490 \\ & 1.490 \\ & 1.475 \\ & 1.455 \end{aligned}$ | $\begin{aligned} & 1.495 \\ & 1.485 \end{aligned}$ |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| Output Voltage Low | Vol | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega \text { to GND } \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C} \\ & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \text { to } \mathrm{GND} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & -1.499 \\ & -1.495 \end{aligned}$ | $\begin{aligned} & -1.495 \\ & -1.495 \\ & -1.490 \\ & -1.490 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| Short-Circuit Limit Closed-Loop Impedance | $\begin{aligned} & \text { Isc } \\ & \text { Zout } \end{aligned}$ | Source/sink $\mathrm{f}=1 \mathrm{MHz}, \mathrm{Av}=1$ |  | $\begin{aligned} & \pm 31 \\ & 102 \end{aligned}$ |  | $\begin{aligned} & \mathrm{mA} \\ & \Omega \end{aligned}$ |
| POWER SUPPLY <br> Power Supply Rejection Ratio <br> Supply Current per Amplifier | PSRR <br> Isy | $\begin{aligned} & \mathrm{V}_{\mathrm{SY}}=2.7 \mathrm{~V} \text { to } 36 \mathrm{~V} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C} \\ & \mathrm{Io}=0 \mathrm{~mA} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 108 \\ & 100 \end{aligned}$ | $\begin{aligned} & 126 \\ & 165 \end{aligned}$ | $\begin{aligned} & 200 \\ & 300 \end{aligned}$ | dB <br> dB <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| DYNAMIC PERFORMANCE <br> Slew Rate <br> Settling Time Gain Bandwidth Product Phase Margin | SR <br> ts <br> GBP <br> $Ф_{M}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF} \\ & \text { To } 0.01 \% \end{aligned}$ |  | $\begin{aligned} & 0.46 \\ & 22 \\ & 1.22 \\ & 69 \end{aligned}$ |  | $\mathrm{V} / \mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> MHz <br> Degrees |
| NOISE PERFORMANCE <br> Voltage Noise Voltage Noise Density | $\begin{aligned} & e_{n} p-p \\ & e_{n} \end{aligned}$ | $\begin{aligned} & 0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \\ & \mathrm{f}=1 \mathrm{kHz} \end{aligned}$ |  | $\begin{aligned} & 0.8 \\ & 24 \end{aligned}$ |  | $\mu \mathrm{V}$ p-p <br> $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |

$\mathrm{V}_{\mathrm{SY}}= \pm 5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 3.

| Parameter | Symbol | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT CHARACTERISTICS Offset Voltage | Vos | ADA4091-4 LFCSP package $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ | $\begin{aligned} & -250 \\ & -400 \\ & -600 \end{aligned}$ | $\begin{aligned} & -45 \\ & -40 \end{aligned}$ | $\begin{aligned} & +250 \\ & +400 \\ & +600 \end{aligned}$ | $\mu \mathrm{V}$ $\mu \mathrm{V}$ $\mu \mathrm{V}$ |
| Offset Voltage Drift Input Bias Current | $\begin{aligned} & \Delta \mathrm{V}_{\mathrm{os}} / \Delta \mathrm{T} \\ & \mathrm{I}_{\mathrm{B}} \end{aligned}$ |  | $-60$ | $\begin{aligned} & 2.5 \\ & -50 \end{aligned}$ |  | $\begin{aligned} & \mu \mathrm{V} /{ }^{\circ} \mathrm{C} \\ & \mathrm{nA} \end{aligned}$ |
|  |  | $\begin{aligned} & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & -80 \\ & -350 \end{aligned}$ |  | $\begin{aligned} & +80 \\ & +350 \end{aligned}$ | $\begin{aligned} & \mathrm{nA} \\ & \mathrm{nA} \end{aligned}$ |
| Input Offset Current | los | $\begin{aligned} & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & -3 \\ & -7 \\ & -100 \end{aligned}$ | 0.5 | $\begin{aligned} & +3 \\ & +7 \\ & +100 \end{aligned}$ | $\begin{aligned} & \mathrm{nA} \\ & \mathrm{nA} \\ & \mathrm{nA} \end{aligned}$ |
| Input Voltage Range |  |  | -5 |  | +5 |  |
| Common-Mode Rejection Ratio | CMRR | $\begin{aligned} & V_{C M}=-4.85 \mathrm{~V} \text { to }+4.85 \mathrm{~V} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 95 \\ & 88 \end{aligned}$ | $113$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Large Signal Voltage Gain | Avo | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{O}}= \pm 4.7 \mathrm{~V} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C} \\ & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{O}}= \pm 4.7 \mathrm{~V} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 113 \\ & 106 \\ & 98 \\ & 90 \\ & \hline \end{aligned}$ | $\begin{aligned} & 117 \\ & 100 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \hline \end{aligned}$ |
| OUTPUT CHARACTERISTICS |  |  |  |  |  |  |
| Output Voltage High | Vor | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega \text { to } \mathrm{GND} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C} \\ & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \text { to } \mathrm{GND} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 4.980 \\ & 4.980 \\ & 4.950 \\ & 4.900 \end{aligned}$ | $\begin{aligned} & 4.990 \\ & 4.960 \end{aligned}$ |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| Output Voltage Low | VoL | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega \text { to GND } \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C} \\ & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \text { to } \mathrm{GND} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & -4.998 \\ & -4.990 \end{aligned}$ | $\begin{aligned} & -4.990 \\ & -4.980 \\ & -4.980 \\ & -4.975 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| Short-Circuit Limit Closed-Loop Impedance | $\begin{aligned} & \text { Isc } \\ & \text { Zout } \end{aligned}$ | $\begin{aligned} & \text { Source/sink } \\ & f=1 \mathrm{MHz}, A_{v}=1 \end{aligned}$ |  | $\begin{aligned} & \pm 20 \\ & 77 \end{aligned}$ |  | $\begin{aligned} & \mathrm{mA} \\ & \Omega \end{aligned}$ |
| POWER SUPPLY <br> Power Supply Rejection Ratio <br> Supply Current per Amplifier | PSRR <br> $\mathrm{I}_{\mathrm{sY}}$ | $\begin{aligned} & \mathrm{V}_{S Y}=2.7 \mathrm{~V} \text { to } 36 \mathrm{~V} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C} \\ & \mathrm{l}_{\mathrm{O}}=0 \mathrm{~mA} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 108 \\ & 100 \end{aligned}$ | $\begin{aligned} & 126 \\ & 180 \end{aligned}$ | $\begin{aligned} & 225 \\ & 300 \\ & \hline \end{aligned}$ | dB <br> dB <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| DYNAMIC PERFORMANCE <br> Slew Rate <br> Settling Time Gain Bandwidth Product Phase Margin | SR <br> ts <br> GBP <br> Фм | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF} \\ & \text { To } 0.01 \% \end{aligned}$ |  | $\begin{aligned} & 0.46 \\ & 22 \\ & 1.22 \\ & 70 \end{aligned}$ |  | $\mathrm{V} / \mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> MHz <br> Degrees |
| NOISE PERFORMANCE <br> Voltage Noise Voltage Noise Density | $\begin{aligned} & e_{n} p-p \\ & e_{n} \end{aligned}$ | $\begin{aligned} & 0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \\ & \mathrm{f}=1 \mathrm{kHz} \end{aligned}$ |  | $\begin{aligned} & 0.8 \\ & 24 \end{aligned}$ |  | $\mu \mathrm{V}$ p-p <br> $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |

$\mathrm{V}_{\mathrm{SY}}= \pm 15.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 4.


## ABSOLUTE MAXIMUM RATINGS

Table 5.

| Parameter | Rating |
| :--- | :--- |
| Supply Voltage | 36 V |
| Input Voltage | Refer to the Input |
|  | Overvoltage Protection |
| section |  |
| Differential Input Voltage ${ }^{1}$ | $\pm V_{S Y}$ |
| Input Current | $\pm 5 \mathrm{~mA}$ |
| Output Short-Circuit Duration to GND | Indefinite |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Junction Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 60 sec ) | $300^{\circ} \mathrm{C}$ |

${ }^{1}$ Input current must be limited to $\pm 5 \mathrm{~mA}$.
Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

$\theta_{\mathrm{JA}}$ is specified for the device soldered on a 4-layer JEDEC standard PCB with zero airflow. The exposed pad is soldered to the application board.

Table 6. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\mathbf{J}}$ | $\boldsymbol{\theta}_{\mathbf{\prime}}$ | Unit |
| :--- | :--- | :--- | :--- |
| 8-Lead SOIC (R-8) | 155 | 45 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 14-Lead TSSOP (RU-14) | 112 | 35 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 8-Lead LFCSP (CP-8-21) | 75 | 12 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 16-Lead LFCSP (CP-16-17) | 55 | 14 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 5. Input Offset Voltage Distribution


Figure 6. TCVos Distribution


Figure 7. Input Bias Current vs. Common-Mode Voltage


Figure 8. Dropout Voltage vs. Load Current


Figure 9. Open-Loop Gain and Phase vs. Frequency


Figure 10. Closed-Loop Gain vs. Frequency


Figure 11. Output Impedance vs. Frequency


Figure 12. Large Signal Transient Response


Figure 13. Small Signal Transient Response


Figure 14. Output Swing vs. Frequency


Figure 15. Positive Overload Recovery


Figure 16. Negative Overload Recovery


Figure 17. Input Offset Voltage Distribution


Figure 18. TCV os Distribution


Figure 19. Large Signal Transient Response


Figure 20. Small Signal Transient Response


Figure 21. Input Bias Current vs. Common-Mode Voltage


Figure 22. Open-Loop Gain and Phase vs. Frequency


Figure 23. Output Impedance vs. Frequency


Figure 24. Output Voltage Swing vs. Frequency


Figure 25. Dropout Voltage vs. Load Current


Figure 26. Closed-Loop Gain vs. Frequency


Figure 27. Positive Overload Recovery


Figure 28. Negative Overload Recovery


Figure 29. Input Offset Voltage Distribution


Figure 30. TCVos Distribution


Figure 31. Input Bias Current vs. Common-Mode Voltage


Figure 32. Open-Loop Gain and Phase vs. Frequency


Figure 33. Large Signal Transient Response


Figure 34. Small Signal Transient Response


Figure 35. Output Voltage Swing vs. Frequency


Figure 36. Dropout Voltage vs. Load Current


Figure 37. Output Impedance vs. Frequency


Figure 38. Closed-Loop Gain vs. Frequency


Figure 39. Positive Overload Recovery


Figure 40. Negative Overload Recovery


Figure 41.Peak-to-Peak Voltage Noise


Figure 42. Channel Separation vs. Frequency


Figure 43. CMRR vs. Frequency


Figure 44. PSRR vs. Frequency


Figure 45. Supply Current vs. Supply Voltage


Figure 46. Voltage Noise Density

## THEORY OF OPERATION

The ADA4091-2/ADA4091-4 is a single-supply, micropower amplifier featuring rail-to-rail inputs and outputs. To achieve wide input and output ranges, these amplifiers employ unique input and output stages.

## INPUT STAGE

In Figure 47, the input stage comprises two differential pairs, a PNP pair (PNP input stage) and an NPN pair (NPN input stage). These input stages do not work in parallel. Instead, only one stage is on for any given input common-mode signal level. The PNP stage (Transistor Q1 and Transistor Q2) is required to ensure that the amplifier remains in the linear region when the input voltage approaches and reaches the negative rail. Alternatively, the NPN stage (Transistor Q5 and Transistor Q6) is needed for input voltages up to, and including, the positive rail.
For the majority of the input common-mode range, the PNP stage is active, as shown in Figure 7, Figure 21, and Figure 31. Notice that the bias current switches direction at approximately 1.5 V below the positive rail. At voltages below this level, the bias current flows out of the ADA4091-2/ADA4091-4 input, from the PNP input stage. Above this voltage, however, the bias current enters the device, due to the NPN stage. The actual mechanism within the amplifier for switching between the input stages comprises Transistor Q3, Transistor Q4, and Transistor Q7. As the input common-mode voltage increases, the emitters of Q1 and Q2 follow that voltage plus a diode drop.

Eventually, the emitters of Q1 and Q2 are high enough to turn on Q3, which diverts the tail current away from the PNP input stage, turning it off. The tail current of the PNP pair is diverted to the Q4/Q7 current mirror to activate the NPN input stage.
A common practice in bipolar amplifiers to protect the input transistors from large differential voltages is to include series resistors and differential diodes. See Figure 48 for the full input protection circuitry. These diodes turn on whenever the differential voltage exceeds approximately 0.6 V . In this condition, current flows between the input pins, limited only by the two $5 \mathrm{k} \Omega$ resistors. Evaluate each application carefully to make sure that the increase in current does not affect performance.

## OUTPUT STAGE

The output stage in the ADA4091-2/ADA4091-4 device uses a PNP and an NPN transistor, as do most output stages. However, Q32 and Q33, the output transistors, connect with their collectors to the output pin to achieve the rail-to-rail output swing.

As the output voltage approaches either the positive or negative rail, these transistors begin to saturate. Thus, the final limit on output voltage is the saturation voltage of these transistors, which is about 50 mV . The output stage has inherent gain arising from the transistor output impedance, as well as any external load impedance; consequently, the open-loop gain of the operational amplifier is dependent on the load resistance and decreases when the output voltage is close to either rail.


Figure 47. Simplified Schematic Without Input Protection (see Figure 48)

## INPUT OVERVOLTAGE PROTECTION

The ADA4091-2/ADA4091-4 has two different ESD circuits for enhanced protection, as shown in Figure 48.


Figure 48. Complete Input Protection Network
One circuit is a series resistor of $5 \mathrm{k} \Omega$ to the internal inputs and diodes (D1 and D2 or D5 and D6) from the internal inputs to the supply rails. The other protection circuit is a circuit with two DIACs (D3 and D4 or D7 and D8) to the supply rails. A DIAC can be considered a bidirectional Zener diode with a transfer characteristic, as shown in Figure 49.


Figure 49. DIAC Transfer Characteristic

For a worst-case design analysis, consider two cases. The ADA4091-2/ADA4091-4 has a normal ESD structure from the internal operational amplifier inputs to the supply rails. In addition, it has 42 V DIACs from the external inputs to the rails, as shown in Figure 47.

Therefore, two conditions need to be considered to determine which case is the limiting factor.

- Condition 1. Consider, for example, that when operating on $\pm 15 \mathrm{~V}$, the inputs can go +42 V above the negative supply rail. With the -V pin equal to $-15 \mathrm{~V},+42 \mathrm{~V}$ above this supply (the negative supply) is +27 V .
- Condition 2. There is a restriction on the input current of 5 mA through a $5 \mathrm{k} \Omega$ resistor to the ESD structure to the positive rail. In Condition $1,+27 \mathrm{~V}$ through the $5 \mathrm{k} \Omega$ resistor to +15 V gives a current of 2.4 mA . Thus, the DIAC is the limiting factor. If the ADA4091-2/ADA4091-4 supply voltages are changed to $\pm 5 \mathrm{~V}$, then $-5 \mathrm{~V}+42 \mathrm{~V}=+37 \mathrm{~V}$. However, $+5 \mathrm{~V}+(5 \mathrm{k} \Omega \times 5 \mathrm{~mA})=30 \mathrm{~V}$. Thus, the normal resistor diode structure is the limitation when running on lower supply voltages.
Additional resistance can be added externally in series with each input to protect against higher peak voltages; however, the additional thermal noise of the resistors must be considered.

The flatband voltage noise of the ADA4091-2/ADA4091-4 is approximately $24 \mathrm{nV} / \sqrt{ } \mathrm{Hz}$, and a $5 \mathrm{k} \Omega$ resistor has a noise of 9 $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$. Adding an additional $5 \mathrm{k} \Omega$ resistor increases the total noise by less than $15 \%$ root sum square (rss). Therefore, maintain resistor values below this value ( $5 \mathrm{k} \Omega$ ) when overall noise performance is critical.
Note that this represents input protection under abnormal conditions only. The correct amplifier operation input voltage range (IVR) is specified in Table 2, Table 3, and Table 4.

## OUTLINE DIMENSIONS



12-03-2013-A
Figure 51. 8-Lead Lead Frame Chip Scale Package [LFCSP]
$3 \mathrm{~mm} \times 3 \mathrm{~mm}$ Body and 0.75 mm Package Height
(CP-8-21)
Dimensions shown in millimeters


Figure 53. 16-Lead Lead Frame Chip Scale Package [LFCSP]
$4 \mathrm{~mm} \times 4 \mathrm{~mm}$ Body and 0.75 mm Package Height

$$
(C P-16-17)
$$

Dimensions are millimeters

## ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Package Option | Branding |
| :--- | :--- | :--- | :--- | :--- | :--- |
| ADA4091-2ARZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead Standard Small Outline Package [SOIC_N] | R-8 |  |
| ADA4091-2ARZ-R7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead Standard Small Outline Package [SOIC_N] | R-8 |  |
| ADA4091-2ARZ-RL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead Standard Small Outline Package [SOIC_N] | R-8 |  |
| ADA4091-2ACPZ-R2 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead Lead Frame Chip Scale Package [LFCSP] | CP-8-21 | A1Z |
| ADA4091-2ACPZ-R7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead Lead Frame Chip Scale Package [LFCSP] | CP-8-21 | A1Z |
| ADA4091-2ACPZ-RL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead Lead Frame Chip Scale Package [LFCSP] | CP-8-21 | A1Z |
| ADA4091-4ARUZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 14-Lead Thin Shrink Small Outline Package [TSSOP] | RU-14 |  |
| ADA4091-4ARUZ-RL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 14-Lead Thin Shrink Small Outline Package [TSSOP] | RU-14 |  |
| ADA4091-4ACPZ-R2 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead Lead Frame Chip Scale Package [LFCSP] | CP-16-17 |  |
| ADA4091-4ACPZ-R7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead Lead Frame Chip Scale Package [LFCSP] | CP-16-17 |  |
| ADA4091-4ACPZ-RL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead Lead Frame Chip Scale Package [LFCSP] | CP-16-17 |  |

${ }^{1} Z=$ RoHS Compliant Part.
Data Sheet ADA4091-2/ADA4091-4

NOTES

## NOTES

