## MC74VHCT74A

## Dual D-Type Flip-Flop with Set and Reset

The MC74VHCT74A is an advanced high speed CMOS D-type flip-flop fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation.

The signal level applied to the D input is transferred to Q output during the positive going transition of the Clock pulse.

Reset $(\overline{\mathrm{RD}})$ and Set $(\overline{\mathrm{SD}})$ are independent of the Clock (CP) and are accomplished by setting the appropriate input Low.

The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output. The inputs tolerate voltages up to 7.0 V , allowing the interface of 5.0 V systems to 3.0 V systems.

The VHCT inputs are compatible with TTL levels. This device can be used as a level converter for interfacing 3.3 V to 5.0 V , because it has full 5.0 V CMOS level output swings.

The VHCT74A input structures provide protection when voltages between 0 V and 5.5 V are applied, regardless of the supply voltage. The output structures also provide protection when $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$. These input and output structures help prevent device destruction caused by supply voltage - input/output voltage mismatch, battery backup, hot insertion, etc.

## Features

- High Speed: $\mathrm{f}_{\max }=60 \mathrm{MHz}(\mathrm{Typ})$ at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$
- Low Power Dissipation: $\mathrm{I}_{\mathrm{CC}}=2 \mu \mathrm{~A}(\mathrm{Max})$ at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Power Down Protection Provided on Inputs
- Balanced Propagation Delays
- Designed for 4.5 V to 5.5 V Operating Range
- Low Noise: Volp $=0.8 \mathrm{~V}$ (Max)
- Pin and Function Compatible with Other Standard Logic Families
- Latchup Performance Exceeds 300 mA
- ESD Performance: HBM > 2000 V; Machine Model > 200 V
- Chip Complexity: 128 FETs or 32 Equivalent Gates
- Pb -Free Packages are Available


Figure 2. Logic Diagram
ON Semiconductor ${ }^{\circledR}$
http://onsemi.com
MARKING DIAGRAMS

14FABABAB
A = Assembly Location
VHCT


WL, L = Wafer Lot Y = Year WW, W = Work Week
G or • = Pb-Free Package
(Note: Microdot may be in either location)

| RD1 | $1 \bullet$ | 14 | $\mathrm{v}_{\mathrm{cc}}$ |
| :---: | :---: | :---: | :---: |
| D1 | 2 | 13 | RD2 |
| CP1 | 3 | 12 | D2 |
| SD1 $¢$ | 4 | 11 | CP2 |
| Q1 | 5 | 10 | SD2 |
| Q1 | 6 | 9 | Q2 |
| GND | 7 | 8 | Q2 |

Figure 1. Pin Assignment

## FUNCTION TABLE

| Inputs |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{S D}$ | $\overline{\mathbf{R D}}$ | CP | D | Q | $\overline{\mathbf{Q}}$ |
| L | H | X | X | H | L |
| H | L | X | X | L | H |
| L | L | X | X | H $^{*}$ | H $^{*}$ |
| H | H | J | H | H | L |
| H | H | J | L | L | H |
| H | H | L | X | No Change |  |
| H | H | H | X | No Change |  |
| H | H | L | X | No Change |  |

*Both outputs will remain high as long as Set and Reset are low, but the output states are unpredictable if Set and Reset go high simultaneously.

ORDERING INFORMATION
See detailed ordering and shipping information on page 3 of this data sheet.

MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{Cc}}$ | DC Supply Voltage | -0.5 to +7.0 | V |
| $V_{\text {in }}$ | DC Input Voltage | -0.5 to +7.0 | V |
| $V_{\text {out }}$ | DC Output Voltage $\begin{aligned} & V_{C C}=0 \\ & \text { High or Low State }\end{aligned}$ | $\begin{gathered} -0.5 \text { to }+7.0 \\ -0.5 \text { to } V_{C C}+0.5 \end{gathered}$ | V |
| IIK | Input Diode Current | -20 | mA |
| Iok | Output Diode Current ( $\mathrm{V}_{\text {OUT }}$ < GND; $\mathrm{V}_{\text {OUT }}>\mathrm{V}_{\text {CC }}$ ) | $\pm 20$ | mA |
| Iout | DC Output Current, per Pin | $\pm 25$ | mA |
| Icc | DC Supply Current, $\mathrm{V}_{\mathrm{CC}}$ and GND Pins | $\pm 50$ | mA |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation in Still Air, $\begin{array}{r}\text { SOIC Packagest } \dagger \\ \text { TSSOP Package } \dagger\end{array}$ | $\begin{aligned} & 500 \\ & 450 \end{aligned}$ | mW |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature | -65 to + 150 | ${ }^{\circ} \mathrm{C}$ |

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, $\mathrm{V}_{\text {in }}$ and $V_{\text {out }}$ should be constrained to the range $\mathrm{GND} \leq\left(\mathrm{V}_{\text {in }}\right.$ or $\left.\mathrm{V}_{\text {out }}\right) \leq \mathrm{V}_{\mathrm{CC}}$. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or $\mathrm{V}_{\mathrm{Cc}}$ ). Unused outputs must be left open.

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.
$\dagger$ Derating - SOIC Packages: $-7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ from $65^{\circ}$ to $125^{\circ} \mathrm{C}$
TSSOP Package: $-6.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ from $65^{\circ}$ to $125^{\circ} \mathrm{C}$

## RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC Supply Voltage | 4.5 | 5.5 | V |
| $\mathrm{~V}_{\text {in }}$ | DC Input Voltage | 0 | 5.5 | V |
| $\mathrm{~V}_{\text {out }}$ | DC Output VoltageV CC <br> High or Low State | 0 | 5.5 | V |
|  |  | 0 | $\mathrm{~V}_{\mathrm{CC}}$ |  |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Temperature | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Input Rise and Fall Time $\quad \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 0 | 20 | $\mathrm{~ns} / \mathrm{V}$ |

## DC ELECTRICAL CHARACTERISTICS

| Symbol | Parameter | Test Conditions | $\stackrel{\mathrm{v}_{\mathrm{cc}}}{\mathbf{V}}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | $\mathrm{T}_{\mathrm{A}}=-55$ to $125^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max | Min | Max |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Minimum High-Level Input Voltage |  | 4.5 to 5.5 | 2.0 |  |  | 2.0 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Maximum Low-Level Input Voltage |  | 4.5 to 5.5 |  |  | 0.8 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Minimum High-Level Output Voltage$V_{\text {in }}=V_{I H} \text { or } V_{I L}$ | $\mathrm{l}_{\mathrm{OH}}=-50 \mu \mathrm{~A}$ | 4.5 | 4.4 | 4.5 |  | 4.4 |  | V |
|  |  | $\mathrm{l}_{\mathrm{OH}}=-8 \mathrm{~mA}$ | 4.5 | 3.94 |  |  | 3.80 |  |  |
| VoL | Maximum Low-Level Output Voltage$\mathrm{V}_{\text {in }}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}}$ | $\mathrm{l}_{\mathrm{OL}}=50 \mu \mathrm{~A}$ | 4.5 |  | 0.0 | 0.1 |  | 0.1 | V |
|  |  | $\mathrm{loL}=8 \mathrm{~mA}$ | 4.5 |  |  | 0.36 |  | 0.44 |  |
| $\mathrm{l}_{\text {in }}$ | Maximum Input Leakage Current | $\mathrm{V}_{\text {in }}=5.5 \mathrm{~V}$ or GND | 0 to 5.5 |  |  | $\pm 0.1$ |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| Icc | Maximum Quiescent Supply Current | $\mathrm{V}_{\text {in }}=\mathrm{V}_{\text {cc }}$ or GND | 5.5 |  |  | 2.0 |  | 20.0 | $\mu \mathrm{A}$ |
| $I_{\text {CCT }}$ | Quiescent Supply Current | Per Input: $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ Other Input: $\mathrm{V}_{\mathrm{CC}}$ or GND | 5.5 |  |  | 1.35 |  | 1.50 | mA |
| Iopd | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=5.5 \mathrm{~V}$ | 0 |  |  | 0.5 |  | 5.0 | $\mu \mathrm{A}$ |

## MC74VHCT74A

AC ELECTRICAL CHARACTERISTICS (Input $t_{r}=t_{f}=3.0 n s$ )

| Symbol | Parameter | Test Conditions |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | $\mathrm{T}_{\mathrm{A}}=-55$ to $125^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max | Min | Max |  |
| $\begin{aligned} & \mathrm{t}_{\text {tLH, }}, \\ & \mathrm{t}_{\text {PHL }} \end{aligned}$ | Maximum Propagation Delay, CP to Q or $\overline{\mathrm{Q}}$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \pm 0.5 \mathrm{~V}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  | $\begin{aligned} & 5.8 \\ & 6.3 \end{aligned}$ | $\begin{aligned} & \hline 7.8 \\ & 8.8 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{gathered} 9.0 \\ 10.0 \end{gathered}$ | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLLH}}, \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Maximum Propagation Delay, $\overline{S D}$ or $\overline{R D}$ to $Q$ or $\bar{Q}$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \pm 0.5 \mathrm{~V}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  | $\begin{aligned} & \hline 7.6 \\ & 8.1 \end{aligned}$ | $\begin{aligned} & 10.4 \\ & 11.4 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 12.0 \\ & 13.0 \end{aligned}$ | ns |
| $\mathrm{f}_{\text {max }}$ | Maximum Clock Frequency (50\% Duty Cycle) | $\mathrm{V}_{C C}=5.0 \pm 0.5 \mathrm{~V}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ | $\begin{gathered} 100 \\ 80 \end{gathered}$ | $\begin{aligned} & \hline 160 \\ & 140 \end{aligned}$ |  | $\begin{aligned} & 80 \\ & 65 \end{aligned}$ |  | MHz |
| $\mathrm{C}_{\text {in }}$ | Maximum Input Capacitance |  |  |  | 4 | 10 |  | 10 | pF |


|  |  | Typical @ $\mathbf{2 5} \mathbf{C}, \mathbf{V} \mathbf{C C}=\mathbf{5 . 0} \mathbf{V}$ |  |
| :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{PD}}$ | Power Dissipation Capacitance (Note 1) | 24 | pF |

1. $\mathrm{C}_{\mathrm{PD}}$ is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: $\mathrm{I}_{\mathrm{CC}(\mathrm{OPR})}=\mathrm{C}_{P D} \bullet \mathrm{~V}_{\mathrm{CC}} \bullet f_{\text {in }}+\mathrm{I}_{\mathrm{CC}} / 2$ (per flip-flop). $\mathrm{C}_{\mathrm{PD}}$ is used to determine the no-load dynamic power consumption; $\mathrm{P}_{\mathrm{D}}=\mathrm{C}_{\mathrm{PD}} \bullet \mathrm{V}_{\mathrm{CC}}{ }^{2} \bullet \mathrm{f}_{\text {in }}+\mathrm{l}_{\mathrm{CC}} \bullet \mathrm{V}_{\mathrm{CC}}$.

TIMING REQUIREMENTS (Input $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=3.0 \mathrm{~ns}$ )

| Symbol | Parameter | $\stackrel{\mathrm{v}_{\mathrm{cc}}}{\mathrm{~V}}$ | Guaranteed Limit |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\mathrm{T}_{\mathrm{A}}=-55$ to $125^{\circ} \mathrm{C}$ |  |
| $\mathrm{t}_{\mathrm{w}}$ | Minimum Pulse Width, CP | $5.0 \pm 0.5$ | 5.0 | 5.0 | ns |
| $\mathrm{t}_{\mathrm{w}}$ | Minimum Pulse Width, RD or $\overline{\text { SD }}$ | $5.0 \pm 0.5$ | 5.0 | 5.0 | ns |
| $\mathrm{t}_{\text {su }}$ | Minimum Setup Time, D to CP | $5.0 \pm 0.5$ | 5.0 | 5.0 | ns |
| $t_{\text {h }}$ | Minimum Hold Time, D to CP | $5.0 \pm 0.5$ | 0.0 | 0.0 | ns |
| $\mathrm{t}_{\text {rec }}$ | Minimum Recovery Time, SD or $\overline{\mathrm{RD}}$ to CP | $5.0 \pm 0.5$ | 3.5 | 3.5 | ns |

ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ |
| :--- | :---: | :---: |
| MC74VHCT74AD | SOIC-14 | 55 Units / Rail |
| MC74VHCT74ADR2 | SOIC-14 | $2500 /$ Tape \& Reel |
| MC74VHCT74ADR2G | SOIC-14 <br> (Pb-Free) | 2500 / Tape \& Reel |
| MC74VHCT74ADT | TSSOP-14* | 96 Units / Rail |
| MC74VHCT74ADTR2 | TSSOP-14* | $2500 /$ Tape \& Reel |
| MC74VHCT74ADTR2G | TSSOP-14* | $2500 /$ Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
*This package is inherently $\mathrm{Pb}-$ Free.

## MC74VHCT74A



Figure 3. Switching Waveform


Figure 5. Switching Waveform


Figure 4. Switching Waveform

*Includes all probe and jig capacitance

Figure 6. Switching Waveform


Figure 7. Input Equivalent Circuit


SOIC-14 NB
CASE 751A-03
ISSUE L
SCALE 1:1


NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF AT MAXIMUM MATERIAL CONDITION.
4. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSIONS.
5. MAXIMUM MOLD PROTRUSION 0.15 PER 5. MAXI
SIDE.

|  | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |
| A | 1.35 | 1.75 | 0.054 | 0.068 |
| A1 | 0.10 | 0.25 | 0.004 | 0.010 |
| A3 | 0.19 | 0.25 | 0.008 | 0.010 |
| b | 0.35 | 0.49 | 0.014 | 0.019 |
| D | 8.55 | 8.75 | 0.337 | 0.344 |
| E | 3.80 | 4.00 | 0.150 | 0.157 |
| e | 1.27 | BSC | 0.050 |  |
| HSC |  |  |  |  |
| H | 5.80 | 6.20 | 0.228 | 0.244 |
| h | 0.25 | 0.50 | 0.010 | 0.019 |
| L | 0.40 | 1.25 | 0.016 | 0.049 |
| M | $0^{\circ}$ | $7^{\circ}$ | $0^{\circ}$ | $7^{\circ}$ |

SOLDERING FOOTPRINT*


DIMENSIONS: MILLIMETERS
*For additional information on our $\mathrm{Pb}-$ Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

*This information is generic. Please refer to device data sheet for actual part marking. $\mathrm{Pb}-\mathrm{Free}$ indicator, " G " or microdot " r ", may or may not be present. Some products may not follow the Generic Marking.

## STYLES ON PAGE 2

| DOCUMENT NUMBER: | 98ASB42565B | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | SOIC-14 NB | PAGE 1 OF 2 |

[^0]STYLE 1:
PIN 1. COMMON CATHODE 2. ANODE/CATHODE ANODE/CATHODE
. ANODE/CATHODE
4. NO CONNECTION
5. ANODE/CATHODE
6. NO CONNECTION
7. ANODE/CATHODE
8. ANODE/CATHODE
9. ANODE/CATHODE
10. NO CONNECTION
11. ANODE/CATHODE
2. ANODE/CATHODE
3. NO CONNECTION
4. COMMON ANODE

STYLE 5
PIN 1. COMMON CATHODE
2. ANODE/CATHODE
3. ANODE/CATHOD
4. ANODE/CATHODE
4. ANODE/CATHODE
6. NO CONNECTION
6. NO CONNECTION
7. COMMON ANODE
8. COMMON CATHOD
9. ANODE/CATHODE
0. ANODE/CATHODE
11. ANODE/CATHODE
12. ANODE/CATHODE
13. NO CONNECTION
14. COMMON ANODE

STYLE 2:
CANCELLED

STYLE 3:
PIN 1. NO CONNECTION 2. ANODE 3. ANODE
4. NO CONNECTION 5. ANODE
6. NO CONNECTION
7. ANODE
8. ANODE
9. ANODE
10. NO CONNECTION
11. ANODE
12. ANODE
13. NO CONNECTION
14. COMMON CATHODE

STYLE 7:
PIN 1. CATHODE
2. CATHODE
3. CATHODE
4. CATHODE
4. CATHODE
5. CATHODE
6. CATHODE
7. CATHOD

ANODE
9. ANODE
10. ANODE
11. ANODE
12. ANODE
13. ANODE
14. ANODE

PIN 1. ANODE/CATHODE
. COMMON ANODE
. COMMON CATHODE
4. ANODE/CATHODE
5. ANODE/CATHODE
6. ANODE/CATHODE
6. ANODE/CATHODE
7. ANODE/CATHODE
9. ANODE/CATHODE
10. ANODE/CATHODE
11. COMMON CATHODE
12. COMMON ANODE
13. ANODE/CATHODE
14. ANODE/CATHODE

STYLE 4:
PIN 1. NO CONNECTION 2. CATHODE 3. CATHODE
4. NO CONNECTION 5. CATHODE
6. NO CONNECTION
7. CATHODE
8. CATHODE
9. CATHODE
10. NO CONNECTION
11. CATHODE
12. CATHODE
13. NO CONNECTION
14. COMMON ANODE

STYLE 8:
PIN 1. COMMON CATHODE
2. ANODE/CATHODE
3. ANODE/CATHODE
4. NO CONNECTION
4. NO CONNECTION
5. ANODE/CATHODE
6. ANODE/CATHODE
7. COMMON ANODE
8. COMMON ANODE
9. ANODE/CATHODE
10. ANODE/CATHODE
11. NO CONNECTION
11. NO CONNECTION
12. ANODE/CATHODE
13. ANODE/CATHODE
14. COMMON CATHODE

| DOCUMENT NUMBER: | 98ASB42565B | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | SOIC-14 NB | PAGE 2 OF 2 |

[^1]

SOLDERING FOOTPRINT


NOTES:
. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
. CONTROLLING DIMENSION: MILLIMETER 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR
PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

|  | MILLIMETERS |  | INCHES |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |  |  |  |
| A | 4.90 | 5.10 | 0.193 | 0.200 |  |  |  |
| B | 4.30 | 4.50 | 0.169 | 0.177 |  |  |  |
| C | --- | 1.20 | --- | 0.047 |  |  |  |
| D | 0.05 | 0.15 | 0.002 | 0.006 |  |  |  |
| F | 0.50 | 0.75 | 0.020 | 0.030 |  |  |  |
| G | 0.65 | BSC | 0.026 |  |  |  |  |
| BSC |  |  |  |  |  |  |  |
| H | 0.50 | 0.60 | 0.020 |  |  |  |  |
| J | 0.09 | 0.20 | 0.024 |  |  |  |  |
| J1 | 0.09 | 0.16 | 0.004 | 0.008 |  |  |  |
| K | 0.19 | 0.30 | 0.007 | 0.006 |  |  |  |
| K1 | 0.19 | 0.25 | 0.007 |  |  |  |  |
| L | 6.40 | 0.010 |  |  |  |  |  |
| M | 0 | $0^{\circ}$ | 8 | 0.252 |  | $0^{\circ}$ | $8^{\circ}$ |

GENERIC MARKING DIAGRAM*

|  |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |


| A | $=$ Assembly Location |
| :--- | :--- |
| L | $=$ Wafer Lot |
| Y | $=$ Year |
| W | $=$ Work Week |
| - | $=$ Pb-Free Package |

(Note: Microdot may be in either location)
*This information is generic. Please refer to device data sheet for actual part marking. $\mathrm{Pb}-$ Free indicator, " $G$ " or microdot " F ", may or may not be present. Some products may not follow the Generic Marking.

| DOCUMENT NUMBER: | 98ASH70246A | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | TSSOP-14 WB | PAGE 1 OF 1 |

[^2]onsemi, OnSEMi. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any
products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the
information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com
onsemi Website: www.onsemi.com

TECHNICAL SUPPORT
North American Technical Support:
Voice Mail: 1800-282-9855 Toll Free USA/Canada
Phone: 011421337902910

Europe, Middle East and Africa Technical Support:
Phone: 00421337902910
For additional information, please contact your local Sales Representative


[^0]:    onsemi and OnSemi. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

[^1]:    onsemi and OnSemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

[^2]:    onsemi and OnSemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

