								F	REVISI	ONS										
LTR					[DESCR	IPTION					DATE (YR-MO-DA)			DA)	APPROVED				
Α		ate radi .2 – ja		atures	in sect	ion 1.5	. Add	SEP te	st table	B and	l parag	raph		11-0)4-13		Davi	David J. Corbett		
В	Add case outline Y for device type 01. Delete class M requi boilerplate paragraphs to the current MIL-PRF-38535 requir				// require	rement	s. Upd LTG	ate		18-1	1-21		Thor	mas M.	Hess					
REV																	T			
REV																				
HEET	В	В	В	В																
REV	B 15	B 16	B 17	B 18																
SHEET REV SHEET	15						В	В	В	В	В	В	В	В	В	В	В		B	E
SHEET REV SHEET REV STATUS	15			18			B 1	B 2	B 3	B 4	B 5	B 6	B 7	B 8	B 9	B 10	B 11	B 12	B 13	
SHEET REV SHEET REV STATUS DF SHEETS	15			18 REV SHE		DBY						6	7	8	9	10	11	12		
SHEET REV SHEET REV STATUS DF SHEETS	15			18 REV SHE	ET PARED			2				6	7 DLA	8 LAND	9 ANC	10 MAF	11	12 E		
SHEET REV SHEET REV STATUS OF SHEETS MIC N/A STA	NDAF	16		18 REV SHE PREI	ET PARED TI	hanh V BY	1	2 en				6 C (7 DLA I	8 LAND IBUS,	9 ANE OHIO	10 MAF O 432	11 RITIM 218-3	12 E	13	E 1
SHEET REV SHEET REV STATUS OF SHEETS MIC N/A STA	15	16		18 REV SHE PREI	PARED TI CKED TI ROVED	hanh V BY hanh V O BY	1 . Nguye	2 en		4 MIC	5 CROC	6 CO	7 DLA DLUM	8 LAND IBUS, w.dla.	9 ANE OHIO	10 MAF O 432 andar	RITIM 218-3 ndma	ED CN	13 MOS,	1
SHEET REV SHEET REV STATUS DF SHEETS MIC N/A STA MICRO DR THIS DRAWI FOR U	NDAF OCIRC AWIN	RD CUIT G	17	18 REV SHE PREI	PAREC TI CKED TI ROVEC	hanh V BY hanh V D BY homas	. Nguye	2 en		4 MIC 16-	5 CROC BIT E	6 CO	7 DLA DLUM ://www	8 LAND IBUS, w.dla. DIGIT	9 AND, OHIO	10 MAFO 432 andar ADV/	11 RITIM 218-3 ndma ANCE	12 E 990 ritime	13 MOS,	1

DSCC FORM 2233

AMSC N/A

APR 97

DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.


В

1 OF 18

SHEET

1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device class Q) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN.
 - 1.2 PIN. The PIN is as shown in the following example:



- 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function
01	54AC16244	16-bit buffer/driver with three-state outputs

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

<u>Device class</u> <u>Device requirements documentation</u>

Q or V Certification and qualification to MIL-PRF-38535

1.2.4 <u>Case outline(s)</u>. The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
Χ	See figure 1	48	Flat pack 1/
Υ	See figure 1	48	Flat pack 2/

1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V.

- 1/ Package case outline X flat pack with isolated lid.
- 2/ Package case outline Y flat pack with grounded lid.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-04210
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 2

1.3 Absolute maximum ratings. 1/ 2/ 3/

1.4 Recommended operating conditions. 2/ 3/ 5/

Supply voltage range (V _{CC})	+2.0 V dc to +6.0 V dc
Input voltage range (V _{IN})	0.0 V dc to Vcc
Output voltage range (Vout)	0.0 V dc to Vcc
Input rise or fall time rate (V_{IN} from 30% to 70% of V_{CC}) ($\Delta t/\Delta v$):	
V _{CC} = 3.0 V, 45 V, and 5.5 V	0 to 8 ns/V
Case operating temperature range (Tc)	55°C to +125°C

1.5 Radiation features.

Maximum total dose available (dose rate = 50 – 300 rads(Si)/s)	. 300 krads (Si)
Single event phenomenon (SEP):	
effective LET, no SEL (see 4.4.4.2)	. ≤ 93 MeV-cm ² /mg <u>6</u> /
effective LET, no SEU (see 4.4.4.2)	. ≤ 93 MeV-cm²/mg <u>6</u> /

^{6/} These limits were obtained during technology characterization and qualification, and are guaranteed by design or process, but not production tested unless specified by the customer through the purchase order or contract.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-04210
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 3

Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

^{2/} Unless otherwise noted, all voltages are referenced to GND.

The limits for the parameters specified herein shall apply over the full specified V_{CC} range and case temperature range of -55°C to +125°C.

^{4/} Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.

⁵/ Operation from 2.0 V dc to 3.0 V dc is provided for compatibility with data retention and battery back-up systems. Data retention implies no input transition and no stored data loss with the following conditions: V_{IH} ≥ 70% of V_{CC}, V_{IL} ≤ 30% of V_{CC}, V_{OH} ≥ 70% of V_{CC} at -20 μA, V_{OL} ≤ 30% of V_{CC} at 20 μA.

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at https://quicksearch.dla.mil)

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents cited in the solicitation or contract.

JEDEC - SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC)

JESD20 - Standard for Description of 54/74ACXXXXX and 54/74ACTXXXXX Advanced High-Speed CMOS Devices.

(Copies of these documents are available online at http://www.jedec.org or from JEDEC – Solid State Technology Association, 3103 North 10th Street, Suite 240-S Arlington, VA 22201-2107).

ASTM INTERNATIONAL (ASTM)

ASTM F1192 - Standard Guide for the Measurement of Single Event Phenomena (SEP) Induced by Heavy Ion Irradiation of Semiconductor Devices.

(Copies of this document is available online at http://www.astm.org/ or from ASTM International, 100 Barr Harbor Drive, P. O. Box C700, West Conshohocken, PA 19428-2959).

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V.
 - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 and figure 1 herein.
 - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.
 - 3.2.3 Truth table. The truth table shall be as specified on figure 3.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-04210
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 4

- 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 4.
- 3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 5.
- 3.2.6 <u>Radiation exposure circuit</u>. The radiation exposure circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table IA and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table IA.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). The certificate of compliance submitted to DLA Land and Maritime-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 shall be provided with each lot of microcircuits delivered to this drawing.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-04210
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 5

		TABLE IA. Elect	trical performanc	e characte	eristics.				
Test and MIL-STD-883 test method 1/	Symbol	Test condition -55°C ≤ T _C ≤ +3.0 V ≤ V _{CC} ≤	+1 2 5°C	Device type and	Vcc	Group A subgroups	Limi	ts <u>4</u> /	Unit
_		unless otherwise	especified	device class			Min	Max	
High level input	VIH			All	3.0 V	1, 2, 3	2.1		V
voltage	<u>5</u> /			All	4.5 V		3.15		
					5.5 V		3.85		
Low level input	VIL			All	3.0 V	1, 2, 3		0.9	V
voltage	<u>5</u> /			All	4.5 V			1.35	
					5.5 V			1.65	1
High level output	V _{OH}	For all inputs	I _{OH} = -50 μA	All	3.0 V	1, 2, 3	2.9		V
voltage 3006		affecting output under test		All	4.5 V	1, 2, 3	4.4		1
		V _{IN} = V _{IH} or V _{IL} For all other outputs			5.5 V	1, 2, 3	5.4 2.56		
		V _{IN} = V _{CC} or GND	I _{OH} = -12 mA		3.0 V	1		1	
						2, 3	2.46		
			I _{OH} = -24 mA	1	4.5 V	1	3.86]
						2, 3	3.76]
						5.5 V	1	4.86	
						2, 3	4.76		
			I _{OH} = -50 mA <u>6</u> /		5.5 V	1, 2, 3	3.85		
Low level output	V _{OL}	For all inputs	I _{OL} = 50 μA	All	3.0 V	1, 2, 3		0.1	V
voltage 3007		affecting output under test		All	4.5 V	1, 2, 3		0.1	
		V _{IN} = V _{IH} or V _{IL} For all other outputs			5.5 V	1, 2, 3		0.1	
		V _{IN} = V _{CC} or GND	I _{OL} = 12 mA		3.0 V	1		0.36	
						2, 3		0.44	
			I _{OL} = 24 mA		4.5 V	1		0.36	1
						2, 3		0.44	1
					5.5 V	1		0.36	-
						2, 3		0.44]
			I _{OL} = 50 mA <u>6</u> /		5.5 V	1, 2, 3		1.65	
Positive input clamp voltage 3022	V _{IC+}	For input under test, I	1.0 mA	All Q, V	0.0 V	1	0.4	1.5	V
Negative input clamp voltage 3022	V _{IC} -	For input under test, I	_{IN} = -1.0 mA	All Q, V	Open	1	-0.4	-1.5	V

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-04210
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 6

		TABLE IA. Electrica	al performance char	<u>racteristics</u>	- Continu	ued.			
Test and MIL-STD-883 test method 1/	Symbol Test conditions $\underline{2}/\underline{3}/$ $-55^{\circ}C \le T_{C} \le +125^{\circ}C$ $+3.0 \text{ V} \le V_{CC} \le +5.5 \text{ V}$			Device type and	Vcc	Group A subgroups	Limi	ts <u>4</u> /	Unit
		unless otherw		device class			Min	Max	
Input leakage	I _{IH}	For input under tes		All	5.5 V	1		0.1	μА
current high 3010		For all other inputs $V_{IN} = V_{CC}$ or GND		All		2, 3		1.0	<u>. </u>
Input leakage	I _{IL}	For input under tes		All	5.5 V	1		-0.1	μА
current low 3009		For all other inputs $V_{IN} = V_{CC}$ or GND		All		2, 3		-1.0	
Three-state output	Іоzн	VIN = VIH OF VIL		All	5.5 V	1		0.5	μΑ
leakage current high		Vout = Vcc		All		2, 3		5.0	
3021			M, D, P, L, R, F	01 Q, V		1		10	
Three-state output		V _{IN} = V _{IH} or V _{IL}		All	5.5 V	1		-0.5	μА
leakage current low		Vout = GND		All	All	2, 3		-5.0	
3020			M, D, P, L, R, F	., R, F 01 Q, V		1		-10	
Quiescent supply	Іссн	For all inputs, V _{IN} =	= Vcc or GND	All	5.5 V	1		4.0	μА
current, output high		I _{OUT} = 0.0 A		All		2, 3		160	
3005			M, D, P, L, R, F <u>7</u> /	01 Q, V		1		50	
Quiescent supply	Iccl	For all inputs, V _{IN} =	= Vcc or GND	All	5.5 V	1		4.0	μА
current, output low		I _{OUT} = 0.0 A		All		2, 3		160	
3005			M, D, P, L, R, F <u>7</u> /	01 Q, V		1		50	
Quiescent supply	Iccz	For all inputs, V _{IN} =	= Vcc or GND	All	5.5 V	1		4.0	μΑ
current, output three-state		$I_{OUT} = 0.0 A$		All		2, 3		160	
3005			M, D, P, L, R, F <u>7</u> /	01 Q, V		1		50	
Input capacitance 3012	Cin	See 4.4.1c T _C = +25°C		AII AII	Open	4		10	pF
Output capacitance 3012	Соит	See 4.4.1c Tc = +25°C		AII AII	Open	4		20	pF
Power dissipation capacitance	C _{PD} <u>8</u> /	See 4.4.1c T _C = +25°C, f = 10	MHz	AII AII	5.0 V	4		35	pF

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-04210
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 7

TABLE IA. Electrical performance characteristics - Continued.

Test and MIL-STD-883 test method 1/	Symbol	Test conditions $2/3/$ -55°C \leq T _C \leq +125°C +3.0 V \leq V _{CC} \leq +5.5 V	Device type and	Vcc	Group A subgroups	Limits 4/		Unit	
test method <u>h</u>		unless otherwise specified device class			Min	Max			
Functional tests	<u> </u>	3.0 V	7, 8	L H					
3014		Verify output Vout See 4.4.1b	All	4.5 V		L	Н		
		5.5 V		L	Н				
Propagation delay		All	3.0 V	9	1.0	9.0	ns		
time, mAn to mYn 3003	t _{PLH} <u>10</u> /	$R_L = 500\Omega$ See figure 5		10	10, 11	1.0	11.5		
	an	4.5 V	9	1.0	7.0				
				and 5.5 V	10, 11	1.0	9.0		
Propagation delay	t _{PZH} ,		All	All 3.0 V All and 3.6 V	9	1.0	10.5	ns	
time, output enable, mOE to mYn	t _{PZL} <u>10</u> /					10, 11	1.0	14.0	
3003				4.5 V	_	9	1.0	8.0	
			and 5.5 \	and 5.5 V	10, 11	1.0	10.0		
Propagation delay	t _{PHZ} ,		All	3.0 V	9	1.0	10.0	ns	
time, output disable, mOE to mYn	t _{PLZ} 10/		All	All and 3.6 V	10, 11	1.0	12.0		
3003	3		4.5 V	9	1.0	8.0			
				and 5.5 V	10, 11	1.0	12.0		

- 1/ For tests not listed in the referenced MIL-STD-883, [e.g. V_{IH}, V_{IL}], utilize the general test procedure under the conditions listed herein.
- Each input/output, as applicable, shall be tested at the specified temperature, for the specified limits, to the tests in table IA herein. Output terminals not designated shall be high level logic, low level logic, or open, except for all I_{CC} tests, the output terminal shall be open. When performing these tests, the current meter shall be placed in the circuit such that all current flows through the meter.
- 3/ RHA parts for device type 01 have been characterized through all levels M, D, P, L, R, and F of irradiation. However, this device is only tested at the 'F' level. Pre and post irradiation values are identical unless otherwise specified in table IA. When performing post irradiation electrical measurements for any RHA level for any device, T_A = +25°C.
- 4/ For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow, respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein. All devices shall meet or exceed the limits specified in table I, as applicable, at 3.0 V ≤ V_{CC} ≤ 3.6 V and 4.5 V ≤ V_{CC} ≤ 5.5 V.
- 5/ The V_{IH} and V_{IL} tests are not required if applied as forcing functions for V_{OH} and V_{OL} tests.
- 6/ Transmission driving tests are performed at $V_{CC} = 5.5 \text{ V}$ dc with a 2 ms duration maximum. This test may be performed using $V_{IN} = V_{CC}$ or GND. When $V_{IN} = V_{CC}$ or GND is used, the test is guaranteed for $V_{IN} = 3.85 \text{ V}$ or 1.65 V.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-04210
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 8

TABLE IA. Electrical performance characteristics - Continued.

- 7/ The maximum limit for this parameter at 100 krads (Si) is 4 μ A.
- 8/ Power dissipation capacitance (C_{PD}) determines both the power consumption (P_D) and dynamic current consumption (I_S). Where:

 $P_D = (C_{PD} + C_L) (V_{CC} \times V_{CC})f + (I_{CC} \times V_{CC})$ $I_S = (C_{PD} + C_L) V_{CC}f + I_{CC}$

For both P_D and I_S, f is the frequency of the input signal and C_L is the external output load capacitance.

- 9/ Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 3 herein. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices. Allowable tolerances in accordance with MIL-STD-883 for the input voltage levels may be incorporated. For outputs, L < 0.3 V_{CC}, H ≥ 0.7 V_{CC}.
- 10/ For propagation delay tests, all paths must be tested.


TABLE IB. SEP test limits. 1/ 2/


Device type	Vcc = 2.0 V <u>3/</u> Effective LET no upsets [MeV/(mg/cm²)]	Bias for latch-up test $V_{CC} = 6.0 \text{ V}$ no latch-up $\frac{4}{5}$ [MeV/(mg/cm ²)]
01	LET ≤ 93 <u>6</u> /	≤ 93

- 1/ For SEP test conditions, see 4.4.4.2 herein.
- Z/ Technology characterization and model verification supplemented by in-line data may be used in lieu of end-of-line testing. Test plan must be approved by TRB and qualifying activity.
- 3/ Tested at operating temperature, $T_A = +25^{\circ}C \pm 10^{\circ}C$, for upsets.
- $\underline{4}$ / Tested at operating temperature, $T_A = +125^{\circ}C \pm 10^{\circ}C$ for latch-up.
- 5/ Tested to a LET \leq 93 MeV/(mg/cm²) with no latch-up (SEL).
- 6/ Tested to a LET ≤ 93 MeV/(mg/cm²) with no single event upsets (SEU).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-04210
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	9

Case outlines X and Y





Dimensions				
Symbol	Inches		Millimeters	
Symbol	Min	Max	Min	Max
А	.086	.107	2.18	2.72
b	.008	.012	0.20	0.30
С	.005	.007	0.12	0.18
D	.613	.627	15.57	15.92
Е	.375	.385	9.52	9.78
E2	.245	.255	6.22	6.48
E3	.060	.070	1.52	1.78
е	.025 BSC		0.635	BSC
f	.008	BSC	0.20	BSC
L	.270	.370	6.85	9.40
Q	.026	.036	0.66	0.92
S1	.010	.024	0.25	0.61
N	4	8	4	8

FIGURE 1. Case outlines X and Y.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-04210
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	10

Device type		All	
Case outlines		X and Y	
Terminal number	Terminal symbol	Terminal number	Terminal symbol
1	1OE	25	3OE
2	1Y1	26	4A4
3	1Y2	27	4A3
4	GND	28	GND
5	1Y3	29	4A2
6	1Y4	30	4A1
7	Vcc	31	Vcc
8	2Y1	32	3A4
9	2Y2	33	3A3
10	GND	34	GND
11	2Y3	35	3A2
12	2Y4	36	3A1
13	3Y1	37	2A4
14	3Y2	38	2A3
15	GND	39	GND
16	3Y3	40	2A2
17	3Y4	41	2A1
18	Vcc	42	Vcc
19	4Y1	43	1A4
20	4Y2	44	1A3
21	GND	45	GND
22	4Y3	46	1A2
23	4Y4	47	1A1
24	4OE	48	20E

FIGURE 2 <u>Terminal connections</u>.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-04210
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	11


Inp	uts	Outputs
mOE	mAn	mYn
L	L	L
L	Н	Н
Н	Х	Z


H = High voltage level L = Low voltage level X = Immaterial

Z = High impedance

FIGURE 3. Truth table.












FIGURE 4. Logic diagram.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-04210
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 12





NOTES:

- 1. When measuring t_{PLH} and t_{PHL} : $V_{TEST} = open$.
- 2. When measuring t_{PLZ} and t_{PZL} : $V_{TEST} = 2 \times V_{CC}$.
- 3. When measuring t_{PHZ} and t_{PZH} : $V_{TEST} = GND$.
- 4. The t_{PZL} and t_{PZH} reference waveform is for the output under test with internal conditions such that the output is low at V_{OL} except when disabled by the output enable control. The t_{PZH} and t_{PHZ} reference waveform is for the output under test with internal conditions such that the output is high at V_{OH} except when disabled by the output enable control.
- 5. $C_L = 50$ pF minimum or equivalent (includes probe and jig capacitance).
- 6. $R_T = 50\Omega$ or equivalent, $R_L = 500\Omega$ or equivalent.
- 7. Input signal from pulse generator: $V_{IN} = 0.0 \text{ V}$ to V_{CC} ; PRR \leq 1 MHz; $t_r \leq$ 3.0 ns; $t_f \leq$
- 8. Timing parameters shall be tested at a minimum input frequency of 1MHz.
- 9. The outputs are measured one at a time with one transition per measurement.

FIGURE 5. Switching waveforms and test circuit - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-04210
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	14

4. VERIFICATION

- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.
 - 4.2.1 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
 - Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections, and as specified herein.

4.4.1 Group A inspection

- a. Tests shall be as specified in table IIA herein.
- b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 3 herein. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 3, herein. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
- c. C_{IN}, C_{OUT}, and C_{PD} shall be measured only for initial qualification and after process or design changes which may affect capacitance. C_{IN} and C_{OUT} shall be measured between the designated terminal and GND at a frequency of 1 MHz. C_{PD} shall be tested in accordance with the latest revision of JESD-20 and table IA herein. For C_{IN}, C_{OUT}, and C_{PD}, test all applicable pins on five devices with zero failures.
- 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.2.1 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-04210
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	15

TABLE IIA. Electrical test requirements.

Test requirements	Subgroups (in accordance with MIL-PRF-38535, table IIB)	
	Device class Q	Device class V
Interim electrical parameters (see 4.2)		1
Final electrical parameters (see 4.2)	<u>1</u> / 1, 2, 3, 7, 8, 9, 10, 11	<u>2</u> / <u>3</u> / 1, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3	<u>3</u> / 1, 2, 3, 7, 8, 9, 10, 11
Group D end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3, 7, 9
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9

^{1/} PDA applies to subgroup 1.

TABLE IIB. <u>Burn-in and operating life test, delta parameters (+25°C)</u>.

Parameter <u>1</u> /	Symbol	Delta limits
Quiescent supply current	Iccн, Iccl, Iccz	±150 nA
Input current low level	IιL	±20 nA
Input current high level	Іін	±20 nA
Output voltage low level (V _{CC} = 5.5 V, I _{OL} = +24 mA)	Vol	±0.04 V
Output voltage high level (Vcc = 5.5 V, IoH = -24 mA)	V _{OH}	±0.20 V

^{1/} These parameters shall be recorded before and after the required burn-in and life tests to determined delta limits.

- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
 - a. End-point electrical parameters shall be as specified in table IIA herein.
 - b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table IA at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table IIA herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-04210
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	16

^{2/} PDA applies to subgroups 1, 7, and deltas.

Delta limits, as specified in table IIB, shall be required and the delta limits shall be completed with reference to the zero hour electrical parameters.

4.4.4.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883, method 1019 condition A, and as specified herein.

Device type 01:

- a. Inputs tested high, $V_{CC} = 5.5 \text{ V}$ dc $\pm 5\%$, $V_{IN} = 5.0 \text{ V}$ dc $\pm 10\%$, $R_{IN} = 1 \text{ k}\Omega \pm 20\%$, and all outputs are open.
- b. Inputs tested low, $V_{CC} = 5.5 \text{ V}$ dc $\pm 5\%$, $V_{IN} = 0.0 \text{ V}$ dc, $R_{IN} = 1 \text{ k}\Omega \pm 20\%$, and all outputs are open.
- 4.4.4.1.1 <u>Accelerated annealing testing</u>. Accelerated annealing testing shall be performed on all devices requiring a RHA level greater than 5k rads (Si). The post-anneal end-point electrical parameter limits shall be as specified in table IA herein and shall be the pre-irradiation end-point electrical parameter limits at 25° C. Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.
- 4.4.4.2 <u>Single event phenomena (SEP)</u>. When specified in the purchase order or contract, SEP testing shall be required on class V devices. SEP testing shall be performed on the Standard Evaluation Circuit (SEC) or alternate SEP test vehicle as approved by the qualifying activity at initial qualification and after any design or process changes which may affect the upset or latchup characteristics. Test four devices with zero failures. ASTM F1192 may be used as a guideline when performing SEP testing. The test conditions for SEP are as follows:
 - a. The ion beam angle of incidence shall be between normal to the die surface and $60 \square$ to the normal, inclusive (i.e. $0^{\circ} \le \text{angle} \le 60^{\circ}$). No shadowing of the ion beam due to fixturing or package related effects is allowed.
 - b. The fluence shall be ≥ 100 errors or $\geq 10^7$ ions/cm².
 - c. The flux shall be between 10² and 10⁵ ions/cm²/s. The cross-section shall be verified to be flux independent by measuring the cross-section at two flux rates which differ by at least an order of magnitude.
 - d. The particle range shall be \geq 20 micron in silicon.
 - e. The test temperature shall be $\pm 25^{\circ}$ C for the upset measurements and the maximum rated operating temperature $\pm 10^{\circ}$ C for the latch-up measurements.
 - f. Bias conditions shall be defined by the manufacturer for the latch-up measurements.
 - g. For SEP test limits, see table IB herein.
 - 4.5 Methods of inspection. Methods of inspection shall be specified as follows:
- 4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.
 - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V.
 - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor prepared specification or drawing.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-04210
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	17

- 6.3 <u>Record of users</u>. Military and industrial users should inform DLA Land and Maritime when a system application requires configuration control and which SMD's are applicable to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DLA Land and Maritime-VA, telephone (614) 692-8108.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DLA Land and Maritime-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0540.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.
 - 6.6 Sources of supply.
- 6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in MIL-HDBK-103 and QML-38535. The vendors listed in MIL-HDBK-103 and QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DLA Land and Maritime-VA and have agreed to this drawing.
- 6.7 <u>Additional information.</u> When specified in the purchase order or contract, a copy of the following additional data shall be supplied.
 - a. RHA test conditions of SEP.
 - b. Number of upsets (SEU).
 - c. SEU as written.
 - d. SEL as written.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-04210
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	18

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 18-11-21

Approved sources of supply for SMD 5962-04210 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at https://landandmaritimeapps.dla.mil/programs/smcr/.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-0421001QXA	<u>3</u> /	54AC16244K02Q
5962-0421001VXA	<u>3</u> /	54AC16244K02V
5962F0421001QXA	F8859	RHFAC16244K02Q
5962F0421001QXC	F8859	RHFAC16244K01Q
5962F0421001VXA	F8859	RHFAC16244K02V
5962F0421001VYA	F8859	RHFAC16244K04V
5962F0421001VXC	F8859	RHFAC16244K01V
5962F0421001VYC	F8859	RHFAC16244K03V

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Not available from an approved source of supply.

 Vendor CAGE
 Vendor name

 number
 and address

F8859 ST Microelectronics

3 rue de Suisse CS 60816

35208 RENNES cedex2-FRANCE

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.