### LDO Linear Regulator -Micropower, DELAY, Adjustable RESET, Sense Output

### 5.0 V, 3.3 V, 150 mA

The NCV4269A is a 5.0 V and 3.3 V precision micropower voltage regulator with an output current capability of 150 mA.

The output voltage is accurate within  $\pm 2.0\%$  with a maximum dropout voltage of 0.5 V at 100 mA. Low quiescent current is a feature drawing only 190  $\mu$ A with a 1.0 mA load. This part is ideal for any and all battery operated microprocessor equipment.

Microprocessor control logic includes an active reset output RO with delay and a SI/SO monitor which can be used to provide an early warning signal to the microprocessor of a potential impending reset signal. The use of the SI/SO monitor allows the microprocessor to finish any signal processing before the reset shuts the microprocessor down.

The active Reset circuit operates correctly at an output voltage as low as 1.0 V. The Reset function is activated during the power up sequence or during normal operation if the output voltage drops outside the regulation limits.

The reset threshold voltage can be decreased by the connection of an external resistor divider to the  $R_{ADJ}$  lead. The regulator is protected against reverse battery, short circuit, and thermal overload conditions. The device can withstand load dump transients making it suitable for use in automotive environments. The device has also been optimized for EMC conditions.

#### Features


- 5.0 V and 3.3 V Output Voltage Options, ±2.0% Accuracy
- Low 190 μA Quiescent Current
- Active Reset Output Low Down to  $V_Q = 1.0 V$
- Adjustable Reset Threshold
- 150 mA Output Current Capability
- Fault Protection
  - ♦ +60 V Peak Transient Voltage
  - ♦ -40 V Reverse Voltage
  - Short Circuit
  - Thermal Overload
- Early Warning through SI/SO Leads
- Internally Fused Leads in SO-14 and SO-20 Packages
- Integrated Pullup Resistor at Logic Outputs (To Use External Resistors, Select the NCV4279A)
- Very Low Dropout Voltage
- Electrical Parameters Guaranteed Over Entire Temperature Range
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable
- These are Pb-Free Devices

Downloaded from Arrow.com.



#### **ON Semiconductor®**

www.onsemi.com



#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 16 of this data sheet.







Figure 1. Block Diagram











#### PACKAGE PIN DESCRIPTION

	Package Pin Number				
SO-8	SO-8 EP	SO-14	SO-20L	Pin Symbol	Function
3	3	1	1	R <sub>ADJ</sub>	Reset Threshold Adjust; if not used to connect to GND.
4	4	2	2	D	Reset Delay; To Set Time Delay, Connect to GND with Capacitor
5	5	3, 4, 5, 6, 10, 11, 12	4, 5, 6, 7, 14, 15, 16, 17	GND	Ground
_	-	-	3, 8, 9, 13, 18	NC	No connection to these pins from the IC.
6	6	7	10	RO	Reset Output; The Open–Collector Output has a 20 $k\Omega$ Pullup Resistor to Q. Leave Open if Not Used.
7	7	8	11	SO	Sense Output; This Open–Collector Output is Internally Pulled Up by 20 k $\Omega$ pullup resistor to Q. If not used, keep open.
8	8	9	12	Q	5 V or 3.3 V Output; Connect to GND with a 10 $\mu F$ Capacitor, ESR < 5 $\Omega$
1	1	13	19	I	Input; Connect to GND Directly at the IC with a Ceramic Capacitor.
2	2	14	20	SI	Sense Input; If not used, Connect to Q.
_	EPAD	-	-	EPAD	Connect to ground potential or leave unconnected

#### **MAXIMUM RATINGS** (T<sub>J</sub> = $-40^{\circ}$ C to $150^{\circ}$ C)

Parameter	Symbol	Min	Max	Unit
Input to Regulator	V <sub>I</sub> II	-40 Internally Limited	45 Internally Limited	V
Input Transient to Regulator	VI	-	60	V
Sense Input	V <sub>SI</sub> I <sub>SI</sub>	-40 -1	45 1	V mA
Reset Threshold Adjust	V <sub>RADJ</sub> I <sub>RADJ</sub>	-0.3 -10	7 10	V mA
Reset Delay	V <sub>D</sub> I <sub>D</sub>	-0.3 Internally Limited	7 Internally Limited	V
Ground	۱ <sub>q</sub>	50	-	mA
Reset Output	V <sub>RO</sub> I <sub>RO</sub>	-0.3 Internally Limited	7 Internally Limited	V
Sense Output	V <sub>SO</sub> I <sub>SO</sub>	-0.3 Internally Limited	7 Internally Limited	V
Regulated Output	V <sub>Q</sub> I <sub>Q</sub>	-0.5 -10	7.0 _	V mA
Junction Temperature Storage Temperature	T <sub>J</sub> T <sub>STG</sub>	_ _50	150 150	° ° °

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### **RECOMMENDED OPERATING RANGE**

Input Voltage Operating Range 5.0 Version 3.3 Version	VI	5.5 4.4	45 45	V
Junction Temperature Operating Range	TJ	-40	150	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

#### LEAD TEMPERATURE SOLDERING AND MSL

Parameter	Symbol	Value
MSL, 20-Lead LS Temperature 265°C Peak (Note 3)	MSL	3
MSL, 8-Lead, 14-Lead, LS Temperature 265°C Peak (Note 3)	MSL	1
MSL, 8-Lead EP, LS Temperature 260°C	MSL	2

This device series incorporates ESD protection and exceeds the following ratings: Human Body Model (HBM) ≤ 4.0 kV per AEC-Q100-002. Machine Model (MM) ≤ 200 V per AEC-Q100-003.

2. Latchup Current Maximum Rating:  $\leq$  150 mA per AEC–Q100–004. 3. +5°C/–0°C, 40 Sec Max–at–Peak, 60 – 150 Sec above 217°C.

#### THERMAL CHARACTERISTICS

Characteristic	Test Conditions (Typical Values)	Unit
SO-8 Package (Note 4)	·	
Junction–to–Pin 4 ( $\Psi$ – JL4, $\Psi_{L4}$ )	53.8	°C/W
Junction-to-Ambient Thermal Resistance (R $_{\theta JA}$ , $\theta_{JA}$ )	170.9	°C/W
SO-8 EP Package (Note 4)		
Junction–to–Pin 8 ( $\Psi$ – JL8, $\Psi_{L8}$ )	23.7	°C/W
Junction-to-Ambient Thermal Resistance ( $R_{\theta JA}$ , $\theta_{JA}$ )	71.4	°C/W
Junction-to-Pad ( $\Psi$ - JPad)	7.7	°C/W
SO-14 Package (Note 4)		
Junction–to–Pin 4 ( $\Psi$ – JL4, $\Psi$ <sub>L4</sub> )	18.4	°C/W
Junction-to-Ambient Thermal Resistance ( $R_{\theta JA}$ , $\theta_{JA}$ )	111.6	°C/W
SO–20 Package (Note 4)		
Junction–to–Pin 4 ( $\Psi$ – JL4, $\Psi$ <sub>L4</sub> )	21.8	°C/W
Junction-to-Ambient Thermal Resistance ( $R_{\theta JA}$ , $\theta_{JA}$ )	95.3	°C/W

4. 2 oz copper, 50  $\rm mm^2$  copper area, 1.5 mm thick FR4

#### **ELECTRICAL CHARACTERISTICS** (-40°C $\leq$ T\_J $\leq$ 150°C, VI = 13.5 V unless otherwise specified)

Characteristic	Symbol	Test Conditions	Min	Тур	Max	Unit
REGULATOR						
Output Voltage (5.0 V Version)	V <sub>Q</sub>	1 mA $\leq$ I_Q $\leq$ 100 mA, 6 V $\leq$ V_I $\leq$ 16 V	4.90	5.00	5.10	V
Output Voltage (3.3 V Version)	V <sub>Q</sub>	1 mA $\leq$ I_Q $\leq$ 100 mA, 5.5 V $\leq$ V_I $\leq$ 16 V	3.234	3.30	3.366	V
Current Limit	lQ	_	150	200	500	mA
Current Consumption; $I_q = I_I - I_Q$	lq	I <sub>Q</sub> = 1 mA, RO, SO High	-	190	250	μΑ
Current Consumption; $I_q = I_I - I_Q$	I <sub>q</sub>	I <sub>Q</sub> = 10 mA, RO, SO High	-	250	450	μΑ
Current Consumption; $I_q = I_I - I_Q$	I <sub>q</sub>	I <sub>Q</sub> = 50 mA, RO, SO High	-	2.0	3.0	mA
Dropout Voltage (5.0 V Version)	V <sub>dr</sub>	$V_{I} = 5 V, I_{Q} = 100 mA$	-	0.25	0.5	V
Load Regulation	$\Delta V_Q$	I <sub>Q</sub> = 5 mA to 100 mA	-	10	20	mV
Line Regulation	$\Delta V_Q$	$V_I = 6 V \text{ to } 26 V I_Q = 1 \text{ mA}$	-	10	30	mV
RESET GENERATOR						
Reset Switching Threshold 5.0 V Version 3.3 V Version	V <sub>RT</sub>		4.50 2.97	4.65 3.07	4.80 3.17	V
Reset Adjust Switching Threshold 5.0 V Version 3.3 V Version	V <sub>RADJ,TH</sub>	V <sub>Q</sub> > 3.5 V V <sub>Q</sub> > 2.3 V	1.26 1.26	1.35 1.35	1.44 1.44	V
Reset Pullup Resistance	R <sub>RO,INT</sub>	_	10	20	40	kΩ
Reset Output Saturation Voltage	V <sub>RO,SAT</sub>	V <sub>Q</sub> < V <sub>RT</sub> , R <sub>RO, INT</sub>	-	0.1	0.4	V
Upper Delay Switching Threshold 5.0 V Version 3.3 V Version	V <sub>UD</sub>		1.4 0.7	1.8 1.23	2.2 1.6	V
Lower Delay Switching Threshold 5.0 V Version 3.3 V Version	V <sub>LD</sub>		0.3 0.3	0.45 0.49	0.60 0.60	V
Saturation Voltage on Delay Capacitor	V <sub>D,SAT</sub>	V <sub>Q</sub> < V <sub>RT</sub>	-	-	0.1	V
Charge Current 5.0 V Version 3.3 V Version	I <sub>D,C</sub>	V <sub>D</sub> = 1 V V <sub>D</sub> = 1 V	3.0 3.0	6.5 4.3	9.5 7.0	μΑ
Delay Time L $\rightarrow$ H	t <sub>d</sub>	C <sub>D</sub> = 100 nF	17	28	73	ms
Delay Time H → L	t <sub>RR</sub>	C <sub>D</sub> = 100 nF	-	3.15	-	μs

Sense Threshold High	V <sub>SI,High</sub>	-	1.24	1.31	1.38	V
Sense Threshold Low	V <sub>SI,Low</sub>	-	1.16	1.20	1.28	V
Sense Output Saturation Voltage	V <sub>SO,Low</sub>	$V_{SI}$ < 1.20 V; $V_{Q}$ > 3 V; $R_{SO}$	-	0.1	0.4	V
Sense Resistor Pullup	R <sub>SO,INT</sub>	-	10	20	40	kΩ
Sense Input Current	I <sub>SI</sub>	-	-1.0	0.1	1.0	μA

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.




Figure 2. Measuring Circuit






Figure 3. Reset Timing Diagram





### **TYPICAL PERFORMANCE CHARACTERISTICS - 5.0 V OPTION**





#### **TYPICAL PERFORMANCE CHARACTERISTICS - 5.0 V OPTION**




Figure 7. Drop Voltage  $V_{dr}$  vs. Output Current  $I_Q$ 




Figure 9. Current Consumption  ${\rm I}_{\rm q}$  vs. Input Voltage  ${\rm V}_{\rm l}$ 




Figure 11. Sense Threshold  $V_{SI}\,vs.$  Temperature  $T_{J}$ 




Figure 8. Reset Adjust Switching Threshold,  $$V_{RADJ,TH}$$  vs. Temperature  $T_J$ 




Figure 10. Output Voltage  $V_Q$  vs. Input Voltage  $V_I$ 





Figure 12. Output Voltage  $V_Q$  vs. Temperature  $T_J$ 

#### **TYPICAL PERFORMANCE CHARACTERISTICS - 5.0 V OPTION**



#### **TYPICAL PERFORMANCE CHARACTERISTICS – 3.3 V OPTION**




Figure 19. Charge Current  $I_{D,C}$  vs. Temperature  $T_J$ 




Figure 21. Reset Adjust Switching Threshold,  $$V_{RADJ,TH}$$  vs. Temperature  $T_J$ 




Figure 23. Output Voltage  $V_Q$  vs. Input Voltage  $V_I$ 




Figure 20. Switching Voltage  $V_{UD}$  and  $V_{LD}$  vs. Temperature  $T_{\rm J}$ 







Figure 22. Current Consumption  ${\rm I_q}$  vs. Input Voltage  ${\rm V_l}$ 







#### **TYPICAL PERFORMANCE CHARACTERISTICS - 3.3 V OPTION**




#### **TYPICAL PERFORMANCE CHARACTERISTICS – 3.3 V OPTION**





#### **TYPICAL THERMAL CHARACTERISTICS**



 →
 SO-8 Std Package NCV4269A, 1.0 oz

 →
 SO-8 Std Package NCV4269A, 2.0 oz

 →
 SO-14 w/6 Thermal Leads NCV4269A, 1.0 oz

 →
 SO-14 w/6 Thermal Leads NCV4269A, 2.0 oz

 →
 SO-20 w/8 Thermal Leads NCV4269A, 1.0 oz

 →
 SO-20 w/8 Thermal Leads NCV4269A, 2.0 oz






Figure 33. R(t) vs. Pulse Time

#### APPLICATION DESCRIPTION

#### **OUTPUT REGULATOR**

The output is controlled by a precision trimmed reference. The PNP output has base drive quiescent current control for regulation while the input voltage is low, preventing over saturation. Current limit and voltage monitors complement the regulator design to give safe operating signals to the processor and control circuits.

#### **RESET OUTPUT (RO)**

A reset signal, Reset Output, RO, (low voltage) is generated as the IC powers up. After the output voltage V<sub>Q</sub> increases above the reset threshold voltage VRT, the delay timer D is started. When the voltage on the delay timer VD passes V<sub>UD</sub>, the reset signal RO goes high. A discharge of the delay timer  $V_D$  is started when  $V_Q$  drops and stays below the reset threshold voltage  $V_{RT}$ . When the voltage of the delay timer  $V_D$  drops below the lower threshold voltage  $V_{LD}$ the reset output voltage V<sub>RO</sub> is brought low to reset the processor.

The reset output RO is an open collector NPN transistor with an internal 20 k $\Omega$  pullup resistor connected to the output Q, controlled by a low voltage detection circuit. The circuit is functionally independent of the rest of the IC, thereby guaranteeing that RO is valid for  $V_O$  as low as 1.0 V.

#### **RESET ADJUST (RADJ)**

The reset threshold  $V_{RT}$  can be decreased from a typical value of 4.65 V (3.04 V for 3.3 V Version) to as low as 3.5 V (2.3 V for 3.3 V Version) by using an external voltage divider connected from the Q lead to the pin RADJ, as shown in Figure 34. The resistor divider keeps the voltage above the V<sub>RADLTH</sub> (typical 1.35 V) for the desired input voltages, and overrides the internal threshold detector. Adjust the voltage divider according to the following relationship:

 $V_{RT} = V_{RADJ,TH} \cdot (R_{ADJ1} + R_{ADJ2}) / R_{ADJ2}$ (eq. 1)

If the reset adjust option is not needed, the RADJ pin should be connected to GND causing the reset threshold to go to its default value.

#### **RESET DELAY (D)**

The reset delay circuit provides a delay (programmable by capacitor C<sub>D</sub>) on the reset output lead RO. The delay lead D provides charge current I<sub>D.C</sub> (typically 6.5 µA for 5 V Version or 4.3 µA for 3.3 V Version) to the external delay capacitor C<sub>D</sub> during the following times:

- 1. During Powerup (once the regulation threshold has been exceeded).
- 2. After a reset event has occurred and the device is back in regulation. The delay capacitor is set to discharge when the regulation ( $V_{RT}$ , reset threshold voltage) has been violated. When the delay capacitor discharges to VLD, the reset signal RO pulls low.

#### SETTING THE DELAY TIME

The delay time is set by the delay capacitor  $C_D$  and the charge current I<sub>D</sub>. The time is measured by the delay capacitor voltage charging from the low level of V<sub>DSAT</sub> to the higher level V<sub>UD</sub>. The time delay follows the equation:

$$t_d = [C_D (V_{UD} - V_{D, SAT})]/I_{D, C}$$
 (eq. 2)

Example (5 V Version):


Using  $C_D = 100 \text{ nF}$ .

Use the typical value for  $V_{D,SAT} = 0.1$  V.

Use the typical value for  $V_{UD} = 1.8$  V.

Use the typical value for Delay Charge Current  $I_D = 6.5 \,\mu$ A.

 $t_d = [100 \text{ nF}(1.8 - 0.1 \text{ V})]/6.5 \,\mu\text{A} = 26.2 \text{ ms}$  (eq. 3)



\*\*  $C_{Q}\,$  – minimum cap required for stability is 2.2  $\mu F$  while higher over/under-shoots may be expected. Cap must operate at minimum temperature expected.

Figure 34. Application Diagram

## SENSE INPUT (SI) / SENSE OUTPUT (SO) VOLTAGE MONITOR

An on-chip comparator is available to provide early warning to the microprocessor of a possible reset signal (Figure 4). The output is from an open collector driver with an internal 20 k $\Omega$  pull up resistor to output Q. The reset signal typically turns the microprocessor off instantaneously. This can cause unpredictable results with the microprocessor. The signal received from the SO pin will allow the microprocessor time to complete its present task before shutting down. This function is performed by a comparator referenced to the band gap voltage. The actual trip point can be programmed externally using a resistor divider to the input monitor SI (Figure 34). The values for R<sub>SI1</sub> and R<sub>SI2</sub> are selected for a typical threshold of 1.20 V on the SI Pin.

#### SIGNAL OUTPUT

Figure 35 shows the SO Monitor timing waveforms as a result of the circuit depicted in Figure 34. As the output voltage  $(V_Q)$  falls, the monitor threshold  $(V_{SI,Low})$ , is crossed. This causes the voltage on the SO output to go low sending a warning signal to the microprocessor that a reset signal may occur in a short period of time.  $T_{WARNING}$  is the time the microprocessor has to complete the function it is currently working on and get ready for the reset shutdown signal. When the voltage on the SO goes low and the RO stays high the current consumption is typically 560  $\mu$ A at 1 mA load current.




Figure 35. SO Warning Waveform Time Diagram

#### STABILITY CONSIDERATIONS

The input capacitor  $C_I$  in Figure 34 is necessary for compensating input line reactance. Possible oscillations caused by input inductance and input capacitance can be damped by using a resistor of approximately  $1.0 \Omega$  in series with  $C_I$ .

The output or compensation capacitor helps determine three main characteristics of a linear regulator: startup delay, load transient response and loop stability.

The capacitor value and type should be based on cost, availability, size and temperature constraints. The aluminum electrolytic capacitor is the least expensive solution, but, if the circuit operates at low temperatures  $(-25^{\circ}C \text{ to } -40^{\circ}C)$ , both the value and ESR of the capacitor will vary considerably. The capacitor manufacturer's data sheet usually provides this information.

The 10  $\mu$ F output capacitor C<sub>Q</sub> shown in Figure 34 should work for most applications; however, it is not necessarily the optimized solution. Stability is guaranteed at C<sub>Q</sub> is min 2.2  $\mu$ F and max ESR is 10  $\Omega$ . There is no min ESR limit which was proved with MURATA's ceramic caps GRM31MR71A225KA01 (2.2  $\mu$ F, 10 V, X7R, 1206) and GRM31CR71A106KA01 (10  $\mu$ F, 10 V, X7R, 1206) directly soldered between output and ground pins.

### CALCULATING POWER DISSIPATION IN A SINGLE OUTPUT LINEAR REGULATOR

The maximum power dissipation for a single output regulator (Figure 34) is:

PD(max) = [VI(max) - VQ(min)]IQ(max) + VI(max)Iq (eq. 4)where:

V<sub>I(max)</sub> is the maximum input voltage,

V<sub>Q(min)</sub> is the minimum output voltage,

 $I_{Q(max)}$  is the maximum output current for the application, and  $I_q$  is the quiescent current the regulator consumes at  $I_{Q(max)}$ .

Once the value of  $P_{D(max)}$  is known, the maximum permissible value of  $R_{\theta JA}$  can be calculated:

$$R_{\theta JA} = (150^{\circ}C - T_A) / P_D$$
 (eq. 5)

The value of  $R_{\theta JA}$  can then be compared with those in the package section of the data sheet. Those packages with  $R_{\theta JA}$ 's less than the calculated value in equation 2 will keep the die temperature below 150°C. In some cases, none of the packages will be sufficient to dissipate the heat generated by the IC, and an external heatsink will be required. The current flow and voltages are shown in the Measurement Circuit Diagram.

#### **HEATSINKS**

A heatsink effectively increases the surface area of the package to improve the flow of heat away from the IC and into the surrounding air.

Each material in the heat flow path between the IC and the outside environment will have a thermal resistance. Like series electrical resistances, these resistances are summed to determine the value of  $R_{\theta IA}$ :

$$R_{\theta}JA = R_{\theta}JC + R_{\theta}CS + R_{\theta}SA \qquad (eq. 6)$$

where:

 $R_{\theta JC}$  = the junction-to-case thermal resistance,

 $R_{\theta CS}$  = the case-to-heat sink thermal resistance, and  $R_{\theta SA}$  = the heat sink-to-ambient thermal resistance.

 $R_{\theta JC}$  appears in the package section of the data sheet. Like  $R_{\theta JA}$ , it too is a function of package type.  $R_{\theta CS}$  and  $R_{\theta SA}$  are functions of the package type, heatsink and the interface between them. These values appear in data sheets of heatsink manufacturers. Thermal, mounting, and heatsinking considerations are discussed in the ON Semiconductor application note AN1040/D, available on the ON Semiconductor website.


#### **ORDERING INFORMATION**

Device	Output Voltage	Package	Shipping <sup>†</sup>
NCV4269AD150G		SO-8 (Pb-Free)	98 Units/Rail
NCV4269AD150R2G		SO-8 (Pb-Free)	2500 Tape & Reel
NCV4269APD50G		SO-8 EP (Pb-Free)	98 Units/Rail
NCV4269APD50R2G	5.0)/	SO-8 EP (Pb-Free)	2500 Tape & Reel
NCV4269AD250G	5.0 V	SO-14 (Pb-Free)	55 Units/Rail
NCV4269AD250R2G		SO-14 (Pb-Free)	2500 Tape & Reel
NCV4269ADW50G		SO-20L (Pb-Free)	38 Units/Rail
NCV4269ADW50R2G	7	SO-20L (Pb-Free)	1000 Tape & Reel
NCV4269AD133R2G	3.3 V	SO-8 (Pb-Free)	2500 Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

SMART REGULATOR is a registered trademark of Semiconductor Components Industries, LLC (SCILLIC).

# onsemí



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2		
the right to make changes without furth purpose, nor does <b>onsemi</b> assume an	er notice to any products herein. <b>onsemi</b> make ny liability arising out of the application or use	LLC dba <b>onsemi</b> or its subsidiaries in the United States and/or other cour es no warranty, representation or guarantee regarding the suitability of its pr of any product or circuit, and specifically disclaims any and all liability, inc e under its patent rights nor the rights of others.	roducts for any particular		

#### SOIC-8 NB CASE 751-07 ISSUE AK

STYLE 1: PIN 1. EMITTER COLLECTOR 2. 3. COLLECTOR 4. EMITTER 5. EMITTER BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8 EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. DRAIN 8. STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. CATHODE 6 8. STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT IOUT 6. IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. COLLECTOR, #2 4 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: GROUND PIN 1. BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: N-SOURCE PIN 1. 2. N-GATE 3 P-SOURCE P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE ANODE 2. SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. CATHODE 8. STYLE 22 PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC 4. I/O LINE 3 COMMON ANODE/GND 5. 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4 SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5. 6.

STYLE 3: DRAIN, DIE #1 PIN 1. DRAIN, #1 2. DRAIN, #2 З. DRAIN, #2 4. 5. GATE, #2 SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. З. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 3 ANODE 1 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 8. **MIRROR 1** STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. 8. LINE 1 OUT STYLE 27: PIN 1. ILIMIT OVI O 2 З. UVLO 4. INPUT+ 5. 6. SOURCE SOURCE SOURCE 7. 8 DRAIN

## DATE 16 FEB 2011

STYLE 4: PIN 1. 2. ANODE ANODE ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 З. BASE #2 COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. S SOURCE SOURCE 2. 3. GATE 4. 5. DRAIN 6 DRAIN DRAIN 7. 8. DRAIN STYLE 16 EMITTER, DIE #1 PIN 1. 2. BASE, DIE #1 EMITTER DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE EMITTER 2. 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. COLLECTOR/ANODE 8. STYLE 28: 11. SW\_TO\_GND 2. DASIC OFF PIN 1. DASIC\_SW\_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK 8 VIN

DOCUMENT NUMBER:	98ASB42564B Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2			
onsemi and ONSEMI, are tradema	onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves					

SOURCE 1/DRAIN 2

7.

8. GATE 1

the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **Onsemi** does not convey any license under its patent rights of others.

7.

8

COLLECTOR, #1


COLLECTOR, #1

# DUSEM

0.068

0.019

0.344



DIMENSIONS: MILLIMETERS

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **STYLES ON PAGE 2**

Electronic versions are uncontrolled except when accessed directly from the Document Repository. DOCUMENT NUMBER: 98ASB42565B Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **DESCRIPTION:** SOIC-14 NB PAGE 1 OF 2 onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

#### SOIC-14 CASE 751A-03 ISSUE L


#### DATE 03 FEB 2016


STYLE 1: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. NO CONNECTION 7. ANODE/CATHODE 8. ANODE/CATHODE 9. ANODE/CATHODE 10. NO CONNECTION 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE	STYLE 2: CANCELLED	STYLE 3: PIN 1. NO CONNECTION 2. ANODE 3. ANODE 4. NO CONNECTION 5. ANODE 6. NO CONNECTION 7. ANODE 8. ANODE 9. ANODE 10. NO CONNECTION 11. ANODE 12. ANODE 13. NO CONNECTION 14. COMMON CATHODE	STYLE 4: PIN 1. NO CONNECTION 2. CATHODE 3. CATHODE 4. NO CONNECTION 5. CATHODE 6. NO CONNECTION 7. CATHODE 9. CATHODE 10. NO CONNECTION 11. CATHODE 12. CATHODE 13. NO CONNECTION 14. COMMON ANODE
STYLE 5: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. NO CONNECTION 7. COMMON ANODE 8. COMMON CATHODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE	STYLE 6: PIN 1. CATHODE 2. CATHODE 3. CATHODE 4. CATHODE 5. CATHODE 6. CATHODE 7. CATHODE 8. ANODE 9. ANODE 10. ANODE 11. ANODE 12. ANODE 13. ANODE 14. ANODE	STYLE 7: PIN 1. ANODE/CATHODE 2. COMMON ANDDE 3. COMMON CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 7. ANODE/CATHODE 8. ANODE/CATHODE 10. ANODE/CATHODE 11. COMMON CATHODE 12. COMMON ANODE 13. ANODE/CATHODE 14. ANODE/CATHODE	STYLE 8: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. ANODE/CATHODE 7. COMMON ANODE 8. COMMON ANODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. NO CONNECTION 12. ANODE/CATHODE 13. ANODE/CATHODE 14. COMMON CATHODE


DOCUMENT NUMBER:	98ASB42565B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-14 NB		PAGE 2 OF 2		


onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

SCALE 1:1












G1



DETAIL A





	MILLIMETERS		
DIM	MIN.	NOM	MAX.
А	1.35	1.55	1.75
A1		0.05	0.10
A2	1.35	1.50	1.65
b	0.31	0.41	0.51
с	0.17	0.21	0.23
D	4.90 BSC		
Е	6.00 BSC		
E1	3.90 BSC		
е	1.27 BSC		
F	2.24	2.72	3.20
F1	0.15	0.20	0.25
G	1.55	2.03	2.51
G1	0.41	0.46	0.51
h	0.25	0.38	0.50
L	0.40	0.84	1.27
L1	1.04 REF		
L2	0.25 REF		
ø	0°	4°	8°

**MOUNTING FOOTPRINT\*** 

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D."

#### GENERIC **MARKING DIAGRAM\***

AAB XXXXX AYWW=


XXXXXX	= Specific Device Code
Α	= Assembly Location
Υ	= Year
WW	= Work Week
•	= Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " -", may or may not be present and may be in either location. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON14029D	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOIC-8 EP		PAGE 1 OF 1

ON Semiconductor and unarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

т



SOIC-20 WB CASE 751D-05

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


DATE 22 APR 2015

DUSEM

- 1. DIMENSIONS ARE IN MILLIMETERS. 2. INTERPRET DIMENSIONS AND TOLERANCES
- PER ASME Y14.5M, 1994. 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL

	MILLIMETERS		
DIM	MIN	MAX	
Α	2.35	2.65	
A1	0.10	0.25	
b	0.35	0.49	
C	0.23	0.32	
D	12.65	12.95	
E	7.40	7.60	
е	1.27 BSC		
н	10.05	10.55	
h	0.25	0.75	
L	0.50	0.90	
θ	0 °	7 °	

GENERIC **MARKING DIAGRAM\*** 



= Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASB42343B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-20 WB		PAGE 1 OF 1		
onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.					

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

#### TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative

٥