

# **PCA9500**

# 8-bit I<sup>2</sup>C-bus and SMBus I/O port with 2-kbit EEPROM

Rev. 04 — 15 April 2009

**Product data sheet** 

# 1. General description

The PCA9500 is an 8-bit I/O expander with an on-board 2-kbit EEPROM.

The I/O expander's eight quasi-bidirectional data pins can be independently assigned as inputs or outputs to monitor board level status or activate indicator devices such as LEDs. The system master writes to the I/O configuration bits in the same way as for the PCF8574. The data for each input or output is kept in the corresponding Input or Output register. The system master can read all registers.

The EEPROM can be used to store error codes or board manufacturing data for read-back by application software for diagnostic purposes and is included in the I/O expander package.

The PCA9500 has 3 address pins with internal pull-up resistors allowing up to 8 devices to share the common two-wire I<sup>2</sup>C software protocol serial data bus. The fixed GPIO I<sup>2</sup>C-bus address is the same as the PCF8574 and the fixed EEPROM I<sup>2</sup>C-bus address is the same as the PCF8582C-2, so the PCA9500 appears as two separate devices to the bus master.

The PCA9500 supports hot insertion to facilitate usage in removable cards on backplane systems.

The PCA9501 is an alternative to the functionally similar PCA9500 for systems where a higher number of devices are required to share the same I<sup>2</sup>C-bus or an interrupt output is required.

#### 2. Features

- 8 general purpose input/output expander/collector
- Drop-in replacement for PCF8574 with integrated 2-kbit EEPROM
- Internal 256 × 8 EEPROM
- Self timed write cycle
- 4 byte page write operation
- I<sup>2</sup>C-bus and SMBus interface logic
- Internal power-on reset
- Noise filter on SCL/SDA inputs
- 3 address pins allowing up to 8 devices on the I<sup>2</sup>C-bus/SMBus
- No glitch on power-up
- Supports hot insertion
- Power-up with all channels configured as inputs
- Low standby current
- Operating power supply voltage range of 2.5 V to 3.6 V



### 8-bit I<sup>2</sup>C-bus and SMBus I/O port with 2-kbit EEPROM

- 5 V tolerant inputs/outputs
- 0 Hz to 400 kHz clock frequency
- ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per JESD22-A115 and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
- Packages offered: SO16, TSSOP16, HVQFN16

# 3. Applications

- Board version tracking and configuration
- Board health monitoring and status reporting
- Multi-card systems in telecommunications, networking, and base station infrastructure equipment
- Field recall and troubleshooting functions for installed boards
- General-purpose integrated I/O with memory
- Drop-in replacement for PCF8574 with integrated 2-kbit EEPROM
- Bus master sees GPIO and EEPROM as two separate devices
- Three hardware address pins allow up to 8 PCA9500s to be located in the same I<sup>2</sup>C-bus/SMBus

# 4. Ordering information

Table 1. Ordering information

Type number	Package							
	Name	ame Description						
PCA9500D	SO16	plastic small outline package; 16 leads; body width 7.5 mm	SOT162-1					
PCA9500PW	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1					
PCA9500BS	HVQFN16	plastic thermal enhanced very thin quad flat package; no leads; 16 terminals; body 4 $\times$ 4 $\times$ 0.85 mm	SOT629-1					

## 4.1 Ordering options


Table 2. Ordering options

Type number	Topside mark	Temperature range
PCA9500D	PCA9500D	–40 °C to +85 °C
PCA9500PW	PCA9500	–40 °C to +85 °C
PCA9500BS	9500	–40 °C to +85 °C

© NXP B.V. 2009. All rights reserved.


## 8-bit I<sup>2</sup>C-bus and SMBus I/O port with 2-kbit EEPROM

#### **Block diagram** 5.




#### **Pinning information** 6.

#### 6.1 **Pinning**



PCA9500 4 © NXP B.V. 2009. All rights reserved. Rev. 04 — 15 April 2009

## 8-bit I<sup>2</sup>C-bus and SMBus I/O port with 2-kbit EEPROM



# 6.2 Pin description

Table 3. Pin description

Symbol	Pin		Description				
	SO16, TSSOP16	HVQFN16					
A0	1	15	address lines (internal pull-up)				
A1	2	16					
A2	3	1					
IO0	4	2	quasi-bidirectional I/O pins				
IO1	5	3					
IO2	6	4					
IO3	7	5					
IO4	9	7					
IO5	10	8					
IO6	11	9					
107	12	10					
$V_{SS}$	8	6 <mark>[1]</mark>	supply ground				
WC	13	11	active LOW write control pin				
SCL	14	12	I <sup>2</sup> C-bus serial clock				
SDA	15	13	l <sup>2</sup> C-bus serial data				
$V_{DD}$	16	14	supply voltage				

<sup>[1]</sup> HVQFN16 package supply ground is connected to both V<sub>SS</sub> pin and exposed center pad. V<sub>SS</sub> pin must be connected to supply ground for proper device operation. For enhanced thermal, electrical, and board level performance, the exposed pad needs to be soldered to the board using a corresponding thermal pad on the board and for proper heat conduction through the board, thermal vias need to be incorporated in the printed-circuit board in the thermal pad region.

PCA9500 4 © NXP B.V. 2009. All rights reserved.


**Product data sheet** 

Downloaded from Arrow.com.

8-bit I<sup>2</sup>C-bus and SMBus I/O port with 2-kbit EEPROM

# 7. Functional description


Refer also to Figure 1 "Block diagram of PCA9500".



## 7.1 Device addressing

Following a START condition, the bus master must output the address of the slave it is accessing. The address of the PCA9500 is shown in <u>Figure 6</u>. Internal pull-up resistors are incorporated on the hardware selectable address pins.

The last bit of the address byte defines the operation to be performed. When set to logic 1 a read is selected, while a logic 0 selects a write operation.



## 7.2 Control register

The PCA9500 contains a single 8-bit register called the Control register, which can be written and read via the I<sup>2</sup>C-bus. This register is sent after a successful acknowledgment of the slave address. It contains the I/O operation information.


PCA9500\_4 © NXP B.V. 2009. All rights reserved.


# 8-bit I2C-bus and SMBus I/O port with 2-kbit EEPROM

# 7.3 I/O operations

(Refer also to Figure 5.)

Each of the PCA9500's eight I/Os can be independently used as an input or output. Output data is transmitted to the port by the I/O Write mode (see Figure 7). Input I/O data is transferred from the port to the microcontroller by the Read mode (see Figure 8).






6 of 26

Downloaded from Arrow.com.

#### 8-bit I<sup>2</sup>C-bus and SMBus I/O port with 2-kbit EEPROM

#### 7.3.1 Quasi-bidirectional I/Os

A quasi-bidirectional I/O can be used as an input or output without the use of a control signal for data direction. At power-on the I/Os are HIGH. In this mode, only a current source to V<sub>DD</sub> is active. An additional strong pull-up to V<sub>DD</sub> allows fast rising edges into heavily loaded outputs. These devices turn on when an output is written HIGH, and are switched off by the negative edge of SCL. The I/Os should be HIGH before being used as inputs. See Figure 9.



#### 7.4 **Memory operations**

# 7.4.1 Write operations

Write operations require an additional address field to indicate the memory address location to be written. The address field is eight bits long, providing access to any one of the 256 words of memory. There are two types of write operations, 'byte write' and 'page write'.

Write operation is possible when the Write Control pin ( $\overline{WC}$ ) is put at a LOW logic level (0). When this control signal is set at 1, write operation is not possible and data in the memory is protected.

'Byte write' and 'page write' explained below assume that  $\overline{WC}$  is set to 0.


#### **7.4.1.1** Byte write

To perform a byte write the START condition is followed by the memory slave address and the R/W bit set to 0. The PCA9500 will respond with an acknowledge and then consider the next eight bits sent as the word address and the eight bits after the word address as the data. The PCA9500 will issue an acknowledge after the receipt of both the word address and the data. To terminate the data transfer the master issues the STOP condition, initiating the internal write cycle to the non-volatile memory. Only write and read operations to the quasi-bidirectional I/Os are allowed during the internal write cycle.

7 of 26


PCA9500 4 © NXP B.V. 2009. All rights reserved. Rev. 04 — 15 April 2009

#### 8-bit I<sup>2</sup>C-bus and SMBus I/O port with 2-kbit EEPROM



#### 7.4.1.2 Page write

A page write is initiated in the same way as the byte write. If after sending the first word of data, the STOP condition is not received, the PCA9500 considers subsequent words as data. After each data word the PCA9500 responds with an acknowledge and the two least significant bits of the memory address field are incremented. Should the master not send a STOP condition after four data words, the address counter will return to its initial value and overwrite the data previously written. After the receipt of the STOP condition the inputs will behave as with the byte write during the internal write cycle.



#### 7.4.2 Read operations

PCA9500 read operations are initiated in an identical manner to write operations with the exception that the memory slave address R/W bit is set to '1'. There are three types of read operations: current address read, random read and sequential read.

#### 7.4.2.1 **Current address read**


The PCA9500 contains an internal address counter that increments after each read or write access and as a result, if the last word accessed was at address 'n', then the address counter contains the address 'n + 1'.

When the PCA9500 receives its memory slave address with the R/W bit set to one it issues an acknowledge and uses the next eight clocks to transmit the data contained at the address stored in the address counter. The master ceases the transmission by issuing the STOP condition after the eighth bit. There is no ninth clock cycle for the acknowledge. See Figure 12.

8 of 26


PCA9500 4 © NXP B.V. 2009. All rights reserved. Rev. 04 — 15 April 2009

### 8-bit I<sup>2</sup>C-bus and SMBus I/O port with 2-kbit EEPROM



#### 7.4.2.2 Random read


The PCA9500's random read mode allows the address to be read from to be specified by the master. This is done by performing a dummy write to set the address counter to the location to be read. The master must perform a byte write to the address location to be read, but instead of transmitting the data after receiving the acknowledge from the PCA9500, the master re-issues the START condition and memory slave address with the R/W bit set to one. The PCA9500 will then transmit an acknowledge and use the next eight clock cycles to transmit the data contained in the addressed location. The master ceases the transmission by issuing the STOP condition after the eighth bit, omitting the ninth clock cycle acknowledge.



#### 7.4.2.3 Sequential read

The PCA9500 sequential read is an extension of either the current address read or random read. If the master does not issue a STOP condition after it has received the eighth data bit, but instead issues an acknowledge, the PCA9500 will increment the address counter and use the next eight cycles to transmit the data from that location. The master can continue this process to read the contents of the entire memory. Upon reaching address 255 the counter will return to address 0 and continue transmitting data until a STOP condition is received. The master ceases the transmission by issuing the STOP condition after the eighth bit, omitting the ninth clock cycle acknowledge.

9 of 26



PCA9500 4 © NXP B.V. 2009. All rights reserved. Rev. 04 — 15 April 2009


#### 8-bit I<sup>2</sup>C-bus and SMBus I/O port with 2-kbit EEPROM

#### Characteristics of the I<sup>2</sup>C-bus 8.

The I<sup>2</sup>C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.


#### 8.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals (see Figure 15).



#### 8.1.1 **START and STOP conditions**

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P) (see Figure 16).




Product data sheet

10 of 26

#### 8-bit I<sup>2</sup>C-bus and SMBus I/O port with 2-kbit EEPROM

# 8.2 System configuration

A device generating a message is a 'transmitter'; a device receiving is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves' (see Figure 17).




### 8.3 Acknowledge

The number of data bytes transferred between the START and the STOP conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse.

A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse; set-up time and hold time must be taken into account.

A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.




11 of 26

PCA9500 4 © NXP B.V. 2009. All rights reserved. Rev. 04 — 15 April 2009

## 8-bit I<sup>2</sup>C-bus and SMBus I/O port with 2-kbit EEPROM


# 9. Application design-in information

A central processor/controller typically located on the system main board can use the 400 kHz I<sup>2</sup>C-bus/SMBus to poll the PCA9500 devices located on the system cards for status or version control type of information. The PCA9500 may be programmed at manufacturing to store information regarding board build, firmware version, manufacturer identification, configuration option data, and so on. Alternately, these devices can be used as convenient interface for board configuration, thereby utilizing the I<sup>2</sup>C-bus/SMBus as an intra-system communication bus.



PCA9500\_4 © NXP B.V. 2009. All rights reserved.

#### 8-bit I<sup>2</sup>C-bus and SMBus I/O port with 2-kbit EEPROM



GPIO device address configured as 0100 100x for this example.

EEPROM device address configured as 1010 100x for this example.

IO0, IO2, IO3 configured as outputs.

IO1, IO4, IO5 configured as inputs.

IO6, IO7 are not used and must be configured as outputs.

Fig 20. Typical application

# 10. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DD}$	supply voltage		-0.5	+4.0	V
$V_{I}$	input voltage		$V_{SS}-0.5$	5.5	V
I <sub>I</sub>	input current		-20	+20	mA
$I_{O}$	output current		-25	+25	mA
$I_{DD}$	supply current		-100	+100	mA
$I_{SS}$	ground supply current		-100	+100	mA
P <sub>tot</sub>	total power dissipation		-	400	mW
P/out	power dissipation per output		-	100	mW
T <sub>stg</sub>	storage temperature		-65	+150	°C
T <sub>amb</sub>	ambient temperature	operating	-40	+85	°C

PCA9500\_4 © NXP B.V. 2009. All rights reserved.

# 8-bit I<sup>2</sup>C-bus and SMBus I/O port with 2-kbit EEPROM

# 11. Static characteristics

Table 5. Static characteristics


Table 5.	Static characteristics						
Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Supply							
$V_{DD}$	supply voltage			2.5	3.3	3.6	V
$I_{DDQ}$	standby current	A0, A1, A2, $\overline{WC}$ = HIGH		-	-	60	μΑ
I <sub>DD1</sub>	supply current read			-	-	1	mΑ
$I_{DD2}$	supply current write			-	-	2	mΑ
$V_{POR}$	power-on reset voltage			-	-	2.4	V
Input SCI	_; input/output SDA						
$V_{IL}$	LOW-level input voltage			-0.5	-	$+0.3V_{DD}$	V
$V_{IH}$	HIGH-level input voltage			$0.7V_{DD}$	-	5.5	V
I <sub>OL</sub>	LOW-level output current	$V_{OL} = 0.4 \text{ V}$		3	-	-	mΑ
I <sub>LI</sub>	input leakage current	$V_I = V_{DD}$ or $V_{SS}$		-1	-	+1	μΑ
Ci	input capacitance	$V_I = V_{SS}$		-	-	7	pF
I/O expan	der port						
$V_{IL}$	LOW-level input voltage			-0.5	-	+0.3V <sub>DD</sub>	V
$V_{IH}$	HIGH-level input voltage			$0.7V_{DD}$	-	5.5	V
I <sub>IHL(max)</sub>	input current through protection diodes			-400	-	+400	μΑ
I <sub>OL</sub>	LOW-level output current	V <sub>OL</sub> = 1 V	<u>[1]</u>	10	25	-	mΑ
I <sub>OH</sub>	HIGH-level output current	$V_{OH} = V_{SS}$		30	100	300	μΑ
l <sub>OHt</sub>	transient pull-up current			-	2	-	mΑ
Ci	input capacitance			-	-	10	pF
Co	output capacitance			-	-	10	pF
Address	inputs A0, A1, A2; WC input						
$V_{IL}$	LOW-level input voltage			-0.5	-	+0.3V <sub>DD</sub>	V
$V_{IH}$	HIGH-level input voltage			$0.7V_{DD}$	-	5.5	V
I <sub>LI</sub>	input leakage current	$V_I = V_{DD}$		-1	-	+1	μΑ
		pull-up; $V_I = V_{SS}$		10	25	100	μΑ

<sup>[1]</sup> Each I/O must be externally limited to a maximum of 25 mA and the device must be limited to a maximum current of 100 mA.

 PCA9500\_4
 © NXP B.V. 2009. All rights reserved.

 Product data sheet
 Rev. 04 — 15 April 2009
 14 of 26

# 8-bit I<sup>2</sup>C-bus and SMBus I/O port with 2-kbit EEPROM



Remark: Rapid fall-off in V<sub>OH</sub> at current inception is due to a diode that provides 5 V overvoltage protection for the GPIO I/O pins. When the GPIO I/O are being used as inputs, the internal current source VOH should be evaluated to determine if external pull-up resistors are required to provide sufficient V<sub>IH</sub> threshold noise margin.

15 of 26

## 8-bit I<sup>2</sup>C-bus and SMBus I/O port with 2-kbit EEPROM

# 12. Dynamic characteristics

Table 6. **Dynamic characteristics** 

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
I <sup>2</sup> C-bus tim	ng <u><sup>[1]</sup></u> (see <u>Figure 22</u> )						
f <sub>SCL</sub>	SCL clock frequency			-	-	400	kHz
t <sub>SP</sub>	pulse width of spikes that must be suppressed by the input filter			-	-	50	ns
t <sub>BUF</sub>	bus free time between a STOP and START condition			1.3	-	-	μs
t <sub>SU;STA</sub>	set-up time for a repeated START condition			0.6	-	-	μs
t <sub>HD;STA</sub>	hold time (repeated) START condition			0.6	-	-	μs
t <sub>r</sub>	rise time of both SDA and SCL signals			-	-	0.3	μs
t <sub>f</sub>	fall time of both SDA and SCL signals			-	-	0.3	μs
t <sub>SU;DAT</sub>	data set-up time			250	-	-	ns
$t_{HD;DAT}$	data hold time			0	-	-	ns
t <sub>VD;DAT</sub>	data valid time	SCL LOW to data output		-	-	1.0	μs
t <sub>SU;STO</sub>	set-up time for STOP condition			0.6	-	-	μs
Port timing							
$t_{v(Q)}$	data output valid time	$C_L \le 100 \text{ pF}$		-	-	4	μs
t <sub>su(D)</sub>	data input set-up time	$C_L \leq 100 \; pF$		0	-	-	μs
$t_{h(D)}$	data input hold time	$C_L \leq 100 \; pF$		4	-	-	μs
Power-up ti	ming						
$t_{pu(R)}$	read power-up time		[2]	-	-	1	ms
$t_{pu(W)}$	write power-up time		[2]	-	-	5	ms
Write cycle	limits (see <u>Figure 23</u> )						
$T_{cy(W)}$	write cycle time		[3]	-	5	10	ms

<sup>[1]</sup> All the timing values are valid within the operating supply voltage and ambient temperature range and refer to  $V_{IL}$  and  $V_{IH}$  with an input voltage swing of  $V_{SS}$  to  $V_{DD}$ .

#### Non-volatile storage specifications Table 7.

Parameter	Specification
memory cell data retention	10 years minimum
number of memory cell write cycles	100,000 cycles minimum


© NXP B.V. 2009. All rights reserved. Rev. 04 — 15 April 2009


16 of 26

 $t_{pu(R)} \text{ and } t_{pu(W)} \text{ are the delays required from the time } V_{DD} \text{ is stable until the specified operation can be initiated. These parameters are } V_{DD} \text{ in the specified operation can be initiated.} \\$ guaranteed by design.

 $T_{\text{cy(W)}}$  is the maximum time that the device requires to perform the internal write operation.

# 8-bit I<sup>2</sup>C-bus and SMBus I/O port with 2-kbit EEPROM






# 8-bit I<sup>2</sup>C-bus and SMBus I/O port with 2-kbit EEPROM

# 13. Package outline

## SO16: plastic small outline package; 16 leads; body width 7.5 mm

SOT162-1

18 of 26



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	e	HE	٦	Lp	Q	>	w	у	z <sup>(1)</sup>	θ
mm	2.65	0.3 0.1	2.45 2.25	0.25	0.49 0.36	0.32 0.23	10.5 10.1	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.1	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.41 0.40	0.30 0.29	0.05	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	0°

#### Note

**Product data sheet** 

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

	OUTLINE REFERENCES							
IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE			
075E03	MS-013				<del>-99-12-27</del> 03-02-19			
_	-				IEC JEDEC JEHA			

Fig 24. Package outline SOT162-1 (SO16)


PCA9500\_4 © NXP B.V. 2009. All rights reserved. Rev. 04 — 15 April 2009

## 8-bit I<sup>2</sup>C-bus and SMBus I/O port with 2-kbit EEPROM

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1

19 of 26



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	А3	bp	C	D <sup>(1)</sup>	E <sup>(2)</sup>	e	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

**Product data sheet** 

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT403-1		MO-153			<del>99-12-27</del> 03-02-18
		•			

Fig 25. Package outline SOT403-1 (TSSOP16)

PCA9500\_4 © NXP B.V. 2009. All rights reserved. Rev. 04 — 15 April 2009

## 8-bit I<sup>2</sup>C-bus and SMBus I/O port with 2-kbit EEPROM

HVQFN16: plastic thermal enhanced very thin quad flat package; no leads; 16 terminals; body 4 x 4 x 0.85 mm

SOT629-1

20 of 26




Fig 26. Package outline SOT629-1 (HVQFN16)

PCA9500\_4 © NXP B.V. 2009. All rights reserved. Rev. 04 — 15 April 2009

#### 8-bit I<sup>2</sup>C-bus and SMBus I/O port with 2-kbit EEPROM

# 14. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note AN10365 "Surface mount reflow soldering description".

### 14.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

### 14.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages. packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- · Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

#### 14.3 Wave soldering

Key characteristics in wave soldering are:

 Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave

21 of 26

Solder bath specifications, including temperature and impurities

© NXP B.V. 2009. All rights reserved.

#### 8-bit I<sup>2</sup>C-bus and SMBus I/O port with 2-kbit EEPROM

# 14.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see Figure 27) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 8 and 9

Table 8. SnPb eutectic process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C)					
	Volume (mm³)					
	< 350	≥ 350				
< 2.5	235	220				
≥ 2.5	220	220				

Table 9. Lead-free process (from J-STD-020C)


Package thickness (mm)	Package reflow temperature (°C)			
	Volume (mm³)			
	< 350	350 to 2000	> 2000	
< 1.6	260	260	260	
1.6 to 2.5	260	250	245	
> 2.5	250	245	245	

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 27.

22 of 26

# 8-bit I<sup>2</sup>C-bus and SMBus I/O port with 2-kbit EEPROM



For further information on temperature profiles, refer to Application Note *AN10365* "Surface mount reflow soldering description".

# 15. Abbreviations

Table 10. Abbreviations

Description
Application Specific Integrated Circuit
Cross-Bar Technology
Charged-Device Model
Central Processing Unit
Electrically Erasable Programmable Read-Only Memory
ElectroStatic Discharge
Flip-Flop
General Purpose Input/Output
Inter-Integrated Circuit bus
Input/Output
Human Body Model
Light-Emitting Diode
Machine Model
System Management Bus

# 8-bit I<sup>2</sup>C-bus and SMBus I/O port with 2-kbit EEPROM

# 16. Revision history

## Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes		
PCA9500_4	20090415	Product data sheet	-	PCA9500_3		
Modifications:	<ul> <li>The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors.</li> </ul>					
	<ul> <li>Legal texts have been adapted to the new company name where appropriate.</li> </ul>					
	• Table 3 "Pin description":					
	<ul> <li>added <u>Table note [1]</u> and its reference at HVQFN16 pin 6</li> </ul>					
	<ul> <li>changed naming convention for pins I/On to "IOn"</li> </ul>					
	<ul> <li>Figure 7 "I/O Write mode (output)": changed symbol "tpv" to "tv(Q)"</li> </ul>					
	• Figure 8 "I/O Read mode (input)":					
	<ul><li>changed symbol "t<sub>ph</sub>" to "t<sub>h(D)</sub>"</li></ul>					
	<ul><li>changed symbol "t<sub>ps</sub>" to "t<sub>su(D)</sub>"</li></ul>					
	• Table 4 "Limiting values":					
	- changed symbol "V <sub>CC</sub> " to "V <sub>DD</sub> "					
	<ul> <li>changed parameter for I<sub>SS</sub> from "supply current" to "ground supply current"</li> </ul>					
	- changed symbol "Po" to "P/out"					
	<ul> <li>changed parameter for T<sub>amb</sub> from "operating temperature" to "ambient temperature";</li> <li>placed "operating" in Conditions column</li> </ul>					
	Table 5 "Static characteristics":					
	<ul> <li>added reference to Table note [1] at I<sub>OL</sub> in sub-section "I/O expander port"</li> </ul>					
	Table 6 "Dynamic characteristics":					
	<ul> <li>sub-section "I<sup>2</sup>C-bus timing": changed symbol/parameter from "t<sub>SW</sub>, tolerable spike width on bus" to "t<sub>SP</sub>, pulse width of spikes that must be suppressed by the input filter"</li> </ul>					
	<ul> <li>sub-section "Port timing": changed symbol "t<sub>pv</sub>" to "t<sub>v(Q)</sub>"</li> </ul>					
	<ul> <li>sub-section "Port timing": changed symbol "t<sub>ps</sub>" to "t<sub>su(D)</sub>"</li> </ul>					
	<ul> <li>sub-section "Port timing": changed symbol "t<sub>ph</sub>" to "t<sub>h(D)</sub>"</li> </ul>					
	<ul> <li>sub-section "Power-up timing": changed symbol "t<sub>PUR</sub>" to "t<sub>pu(R)</sub>"</li> </ul>					
	<ul> <li>sub-section "Power-up timing": changed symbol "t<sub>PUW</sub>" to "t<sub>pu(W)</sub>"</li> </ul>					
	<ul> <li>sub-section "Write cycle limits": changed symbol "t<sub>WR</sub>" to "T<sub>cy(W)</sub>"</li> </ul>					
	<ul> <li>Figure 23 "Write cycle timing": changed symbol "t<sub>WR</sub>" to "T<sub>cy(W)</sub>"</li> </ul>					
	<ul> <li>added <u>Section</u></li> </ul>	n 15 "Abbreviations"				
	<ul><li>updated sold</li></ul>	ering information				
PCA9500_3 (9397 750 14134)	20040930	Product data sheet	-	PCA9500_2		
PCA9500_2	20030627	Product data	853-2369 30018 of 2003 Jun 11	PCA9500_1		
PCA9500_1	20020927	Product data	853-2369 28875 of 2002 Sep 27	-		

### 8-bit I<sup>2</sup>C-bus and SMBus I/O port with 2-kbit EEPROM

# 17. Legal information

#### 17.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 17.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### 17.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

## 17.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I<sup>2</sup>C-bus — logo is a trademark of NXP B.V.

#### 18. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

© NXP B.V. 2009. All rights reserved.

18

19

# 8-bit I<sup>2</sup>C-bus and SMBus I/O port with 2-kbit EEPROM

## 19. Contents

1	General description	. 1
2	Features	. 1
3	Applications	. 2
4	Ordering information	
4.1	Ordering options	
5	Block diagram	
6	Pinning information	
6.1	Pinning	
6.2	Pin description	
7	Functional description	
7.1	Device addressing	
7.2	Control register	
7.3	I/O operations	
7.3.1	Quasi-bidirectional I/Os	. 7
7.4	Memory operations	
7.4.1	Write operations	
7.4.1.1	Byte write	
7.4.1.2	Page write	
7.4.2	Read operations	
7.4.2.1 7.4.2.2	Current address read	
7.4.2.2	Sequential read	
1.7.2.0	Oequential read	
0	Characteristics of the I2C hus	40
8	Characteristics of the I <sup>2</sup> C-bus	
8.1	Bit transfer	10
8.1 8.1.1	Bit transferSTART and STOP conditions	10 10
8.1 8.1.1 8.2	Bit transfer START and STOP conditions System configuration	10 10 11
8.1 8.1.1	Bit transfer	10 10 11 11
8.1 8.1.1 8.2 8.3	Bit transfer	10 10 11 11
8.1 8.1.1 8.2 8.3 9	Bit transfer	10 10 11 11 12
8.1 8.1.1 8.2 8.3 9	Bit transfer	10 10 11 11 12 13 14
8.1 8.1.1 8.2 8.3 9 10	Bit transfer	10 10 11 11 12 13 14
8.1 8.1.1 8.2 8.3 9 10 11	Bit transfer START and STOP conditions System configuration Acknowledge Application design-in information Limiting values Static characteristics Dynamic characteristics Package outline	10 10 11 11 12 13 14 16 18
8.1 8.1.1 8.2 8.3 9 10 11 12	Bit transfer	10 10 11 11 12 13 14 16 18 21
8.1 8.1.1 8.2 8.3 9 10 11 12 13	Bit transfer	10 10 11 11 12 13 14 16 18 21
8.1 8.1.1 8.2 8.3 9 10 11 12 13 14	Bit transfer	10 11 11 12 13 14 16 18 21 21
8.1 8.1.1 8.2 8.3 9 10 11 12 13 14 14.1 14.2	Bit transfer	10 11 11 12 13 14 16 18 21 21 21 21
8.1 8.1.1 8.2 8.3 9 10 11 12 13 14 14.1 14.2 14.3	Bit transfer START and STOP conditions System configuration Acknowledge  Application design-in information Limiting values Static characteristics Dynamic characteristics Package outline Soldering of SMD packages Introduction to soldering Wave and reflow soldering Wave soldering	10 11 11 12 13 14 16 18 21 21 21 21 22
8.1 8.1.1 8.2 8.3 9 10 11 12 13 14 14.1 14.2 14.3 14.4	Bit transfer START and STOP conditions System configuration Acknowledge  Application design-in information Limiting values. Static characteristics Dynamic characteristics Package outline Soldering of SMD packages Introduction to soldering Wave and reflow soldering Wave soldering Reflow soldering.	10 11 11 12 13 14 16 18 21 21 21 21 22
8.1 8.1.1 8.2 8.3 9 10 11 12 13 14 14.1 14.2 14.3 14.4	Bit transfer START and STOP conditions System configuration Acknowledge  Application design-in information Limiting values Static characteristics Dynamic characteristics Package outline Soldering of SMD packages Introduction to soldering Wave and reflow soldering Wave soldering Reflow soldering Abbreviations	10 10 11 11 12 13 14 16 18 21 21 21 21 22 23
8.1 8.1.1 8.2 8.3 9 10 11 12 13 14 14.1 14.2 14.3 14.4 15	Bit transfer START and STOP conditions System configuration Acknowledge Application design-in information Limiting values Static characteristics Dynamic characteristics Package outline Soldering of SMD packages Introduction to soldering Wave and reflow soldering Wave soldering Reflow soldering Reflow soldering Abbreviations Revision history	10 10 11 11 12 13 14 16 18 21 21 21 22 22 23
8.1 8.1.1 8.2 8.3 9 10 11 12 13 14 14.1 14.2 14.3 14.4 15 16 17	Bit transfer START and STOP conditions System configuration Acknowledge  Application design-in information Limiting values Static characteristics Dynamic characteristics Package outline Soldering of SMD packages Introduction to soldering Wave and reflow soldering Wave soldering Reflow soldering Reflow soldering Abbreviations Revision history Legal information	10 11 11 12 13 14 16 18 21 21 22 23 24 25
8.1 8.1.1 8.2 8.3 9 10 11 12 13 14 14.1 14.2 14.3 14.4 15 16 17	Bit transfer START and STOP conditions System configuration Acknowledge  Application design-in information Limiting values. Static characteristics Dynamic characteristics Package outline Soldering of SMD packages Introduction to soldering Wave and reflow soldering Wave soldering Reflow soldering. Reflow soldering. Abbreviations. Revision history Legal information. Data sheet status	10 11 11 12 13 14 16 18 21 21 21 22 23 24 25 25 25

U			
0			
1			
1			
2			
3			
4			
6			
8			
1			
1			
1			
1			
2			
3			
4			
5			
5			
5			
_			

PHILIPS

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2009.

All rights reserved.

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 15 April 2009 Document identifier: PCA9500\_4