RoHS

COMPLIANT

HALOGEN

FREE

Si4559ADY

N- and P-Channel 60 V (D-S) MOSFET



www.vishay.com


PRODUCT SUMMARY							
	N-CHANNEL	P-CHANNEL					
V _{DS} (V)	60	-60					
$R_{DS(on)}(\Omega)$ at $V_{GS} = \pm 10 \text{ V}$	0.058	0.120					
$R_{DS(on)}(\Omega)$ at $V_{GS} = \pm 4.5 \text{ V}$	0.072	0.150					
Q _g typ. (nC)	6	8					
I _D (A) ^a	5.3	-3.9					
Configuration	N- and p-pair						


FEATURES

- TrenchFET[®] power MOSFET
- 100 % R_g and UIS tested
- Material categorization: for definitions of compliance please see <u>www.vishay.com/doc?99912</u>

APPLICATIONS

• CCFL Inverter





N-Channel MOSFET

P-Channel MOSFET

ORDERING INFORMATION

Package	SO-8			
Lead (Pb)-free	Si4559ADY-T1-E3			
Lead (Pb)-free and halogen-free	Si4559ADY-T1-GE3			

DADAMETER		OVMDOL			LINUT	
PARAMETER		SYMBOL	N-CHANNEL	P-CHANNEL	UNIT	
Drain-source voltage		V _{DS}	60	-60	V	
Gate-source voltage		V _{GS}	± 20	± 20	v	
	T _C = 25 °C		5.3	-3.9		
Continuous ducin ourrent (T 150 °C)	T _C = 70 °C		4.3	-3.2		
Continuous drain current ($T_J = 150 \ ^{\circ}C$)	T _A = 25 °C	I _D	4.3 ^{b, c}	-3 ^{b, c}		
	T _A = 70 °C	1 [3.4 ^{b, c}	-2.4 ^{b, c}		
Pulsed drain current (10 µs pulse width)	I _{DM}	20	-25	А		
Source drain current diode current	T _C = 25 °C	- I _S	2.6	-2.8		
	T _A = 25 °C		1.7 ^{b, c}	-1.7 ^{b, c}		
Pulsed source-drain current		I _{SM}	20	-25		
Single pulse avalanche current		I _{AS}	11	15		
Single pulse avalanche energy	L = 0.1 mH	E _{AS}	6.1	11	mJ	
	T _C = 25 °C		3.1	3.4		
Maximum a average disate ation	T _C = 70 °C	P _D	2	2.2	14/	
Maximum power dissipation	T _A = 25 °C		2 ^{b, c}	2 ^{b, c}	W	
	T _A = 70 °C	1	1.3 ^{b, c}	1.3 ^{b, c}		
Operating junction and storage temperature range		T _J , T _{stq}	-55 to	-55 to +150		

THERMAL RESISTANCE RATINGS

PARAMETER		SYMBOL	N-CHANNEL		P-CHANNEL		UNIT
		STMBOL	TYP.	MAX.	TYP.	MAX.	UNIT
Maximum junction-to-ambient b, d	t ≤ 10 s	R _{thJA}	55	62.5	53	62.5	°C ///
Maximum junction-to-foot (drain)	Steady state	R _{thJF}	33	40	30	37	°C/W

1

Notes

a. Based on $T_C = 25 \ ^{\circ}C$

b. Surface mounted on 1" x 1" FR4 board

c. t = 10 s

d. Maximum under steady state conditions is 110 °C/W for N-channel and P-channel

S09-0393-Rev. B, 09-Mar-09



PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP. ^a	MAX.	UNI	
Static								
	N ($V_{GS} = 0 V, I_D = 250 \mu A$	N-Ch	60	-	-	V	
Drain-source breakdown voltage	V _{DS}	$V_{GS} = 0 \text{ V}, \text{ I}_{D} = -250 \mu\text{A}$	P-Ch	-60	-	-	V	
	<i>ы</i> (<i>т</i>	I _D = 250 μA	N-Ch	-	55	-	1	
V _{DS} temperature coefficient	$\Delta V_{DS}/T_{J}$	I _D = -250 μA	P-Ch	-	-50	-	mV	
V tomporature coefficient		I _D = 250 μA	N-Ch	-	-6	-		
V _{GS(th)} temperature coefficient	$\Delta VG_{S(th)}/T_J$	I _D = -250 μA	P-Ch	-	4	-		
Cata threaded valtage	N/	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$	N-Ch	1	-	3	v	
Gate threshold voltage	V _{GS(th)}	$V_{DS} = V_{GS}$, $I_D = -250 \ \mu A$	P-Ch	-1	-	-3	v	
Cata hady laakaga		<u> </u>	N-Ch	-	-	100		
Gate-body leakage	I _{GSS}	$V_{DS} = 0 V$, $V_{GS} = \pm 20 V$	P-Ch	-	-	-100	nA	
		$V_{DS} = 60 \text{ V}, V_{GS} = 0 \text{ V}$	N-Ch	-	-	1		
Zana ante colta da aluaire acument		$V_{DS} = -60 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$	P-Ch	-	-	-1	- 	
Zero gate voltage drain current	I _{DSS}	$V_{DS} = 60 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 ^{\circ}\text{C}$	N-Ch	-	-	10	μA	
		V_{DS} = -60 V, V_{GS} = 0 V, T_{J} = 55 °C	P-Ch	-	-	-10	1	
O a state state a second b	$V_{DS} \ge 5 V$, $V_{CS} = 1$		N-Ch	20	-	-		
On-state drain current ^b	I _{D(on)}			-25	-	-	A	
Drain-source on-state resistance ^b		$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 4.3 \text{ A}$	N-Ch	-	0.046	0.058	- Ω	
	_	V _{GS} = -10 V, I _D = -3.1 A	P-Ch	-	0.100	0.120		
	R _{DS(on)}	$V_{GS} = 4.5 \text{ V}, \text{ I}_{D} = 3.9 \text{ A}$	N-Ch	-	0.059	0.072		
		$V_{GS} = -4.5 \text{ V}, \text{ I}_{D} = -0.2 \text{ A}$	P-Ch	-	0.126	0.150		
E		$V_{DS} = 15 \text{ V}, \text{ I}_{D} = 4.3 \text{ A}$	N-Ch	-	15	-	0	
Forward transconductance ^b	9 _{fs}	V _{DS} = -15 V, I _D = -3.1 A		-	8.5	-	S	
Dynamic ^a								
			N-Ch	-	665	-		
Input capacitance	C _{iss}	N-Channel	P-Ch	-	650	-		
		$V_{DS} = 15 V$, $V_{GS} = 0 V$, f = 1 MHz	N-Ch	-	75	-	_	
Output capacitance	C _{oss}	P-Channel	P-Ch	-	95	-	pF	
		$V_{DS} = -15 \text{ V}, V_{GS} = 0 \text{ V}, \text{ f} = 1 \text{ MHz}$	N-Ch	-	40	-	1	
Reverse transfer capacitance	C _{rss}			-	60	-	1	
		$V_{DS} = 30 \text{ V}, \text{ V}_{GS} = 10 \text{ V}, \text{ I}_{D} = 4.3 \text{ A}$	N-Ch	-	13	20		
		V _{DS} = -30 V, V _{GS} = -10 V, I _D = -3.1 A	P-Ch	-	14.5	22		
Total gate charge	Qg		N-Ch	-	6	9	-	
		N-Channel	P-Ch	-	8	12		
		V_{DS} = 30 V, V_{GS} = 4.5 V, I_{D} = 4.3 A	N-Ch	-	2.3	-	nC	
Gate-source charge	Q_gs	P-Channel	P-Ch	-	2.2	-	1	
2 · · · · ·		$V_{DS} = -30 \text{ V}, \text{ V}_{GS} = -4.5 \text{ V}, \text{ I}_{D} = -3.1 \text{ A}$	N-Ch	-	2.6	-		
Gate-drain charge	Q _{gd}		P-Ch	-	3.7	-		
			N-Ch	-	2	3		
Gate resistance	Rg	f = 1 MHz		-	14	20	Ω	

2



Si4559ADY

Vishay Siliconix

PARAMETER	SYMBOL	TEST CONDITIONS			TYP. ^a	MAX.	UNIT
Dynamic ^a						•	•
Turn-on delay time	t _{d(on)}		N-Ch	-	15	25	
	°a(on)	N-Channel	P-Ch	-	30	45	
Rise time	tr	$V_{DD} = 30 \text{ V}, \text{ R}_{L} = 8.8 \Omega$	N-Ch	-	65	100	
	1	$\text{I}_\text{D}\cong$ 3.4 A, V_GEN = 4.5 V, R_g = 1 Ω	P-Ch	-	70	105	
Turn-off delay time	t _{d(off)}	P-Channel	N-Ch	-	15	25	
- -	-()	V_{DD} = -30 V, R_L = 12.5 Ω I _D \cong -2.4 A, V_{GEN} = -4.5 V, R_a = 1 Ω	P-Ch	-	40	60	
Fall time	t _f		N-Ch	-	10	15	
			P-Ch N-Ch	-	30 10	45 15	ns
Turn-on delay time	t _{d(on)}		P-Ch	-	10	15	-
		N-Channel	N-Ch	-	10	25	
Rise time	t _r	$\begin{array}{c} V_{DD} = 30 \; V, \; R_L = 8.8 \; \Omega \\ I_D \cong 3.4 \; A, \; V_{GEN} = 10 \; V, \; R_g = 1 \; \Omega \\ \hline P - Channel \\ V_{DD} = -30 \; V, \; R_L = 12.5 \; \Omega \end{array}$	P-Ch	_	13	20	-
			N-Ch	-	20	30	
Turn-off delay time	t _{d(off)}		P-Ch	_	35	55	
	I _D ≅ -2.4 A, V _{GE}	$I_D \cong -2.4$ A, $V_{GEN} = -10$ V, $R_g = 1$ Ω	N-Ch	-	10	15	
Fall time	t _f		P-Ch	-	30	45	
Drain-Source Body Diode Characteristi	cs			1			1
Continuous source-drain diode current	Is	T _C = 25 °C	N-Ch	-	-	2.6	
Continuous source-drain diode current	is	16 - 25 0	P-Ch	-	-	-2.8	А
Pulse diode forward current ^a	I _{SM}		N-Ch	-	-	20	
	13101		P-Ch	-	-	-25	
Body diode voltage	V _{SD}	I _S = 1.7 A	N-Ch	-	0.8	1.2	v
	65	I _S = -2 A	P-Ch	-	-0.8	-1.2	
Body diode reverse recovery time	t _{rr}		N-Ch	-	30	60	ns
		N-Channel	P-Ch	-	30	50	
Body diode reverse recovery charge	Q _{rr}	I _F = 1.7 A, di/dt = 100 A/μs, T _{.1} = 25 °C	N-Ch P-Ch	-	32	50	nC
				-	35	60	
Reverse recovery fall time	ta	P-Channel	N-Ch	-	25	-	
		I _F = -2 A, di/dt = -100 A/μs, T _J = 25 °C	P-Ch	-	16 5	-	ns
Reverse recovery rise time	t _b		N-Ch P-Ch	-	5 14	-	

Notes

a. Guaranteed by design, not subject to production testing


b. Pulse test; pulse width \leq 300 µs, duty cycle \leq 2 %

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


3




N-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Output Characteristics




On-Resistance vs. Drain Current and Gate Voltage






Transfer Characteristics



Capacitance



On-Resistance vs. Junction Temperature

S09-0393-Rev. B, 09-Mar-09

4


Document Number: 73624




Si4559ADY

Vishay Siliconix


N-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Source-Drain Diode Forward Voltage




Threshold Voltage



On-Resistance vs. Gate-to-Source Voltage



Single Pulse Power, Junction-to-Ambient




5



N-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)

0.000001

0.00001



a. The power dissipation P_D is based on T_J max = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit


T_A - Time In Avalanche (s) Single Pulse Avalanche Capability


0.0001

0.001











Normalized Thermal Transient Impedance, Junction-to-Case




P-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)









On-Resistance vs. Drain Current




Gate Charge



Transfer Characteristics



Capacitance




On-Resistance vs. Junction Temperature

S09-0393-Rev. B, 09-Mar-09


8




P-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Source-Drain Diode Forward Voltage








On-Resistance vs. Gate-to-Source Voltage





Safe Operating Area, Junction-to-Case


9




Si4559ADY

Vishay Siliconix

P-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)







Power Derating, Junction-to-Foot


Single Pulse Avalanche Capability

Note


a. The power dissipation P_D is based on T_J max = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit



P-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Foot

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package / tape drawings, part marking, and reliability data, see www.vishay.com/ppg?73624.

 S09-0393-Rev. B, 09-Mar-09
 11
 Document Number: 73624

 For technical questions, contact: pmostechsupport@vishay.com

 THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000





Package Information

Vishay Siliconix

SOIC (NARROW): 8-LEAD

JEDEC Part Number: MS-012






	MILLIM	IETERS	INC	HES		
DIM	Min	Мах	Min	Max		
A	1.35	1.75	0.053	0.069		
A ₁	0.10	0.20	0.004	0.008		
В	0.35	0.51	0.014	0.020		
С	0.19	0.25	0.0075	0.010		
D	4.80	5.00	0.189	0.196		
E	3.80	4.00	0.150	0.157		
е	1.27	BSC	0.050 BSC			
н	5.80	6.20	0.228	0.244		
h	0.25	0.50	0.010	0.020		
L	0.50	0.93	0.020	0.037		
q	0°	8°	0°	8°		
S	0.44	0.64	0.018	0.026		
ECN: C-06527-Rev. I, 11-Sep-06 DWG: 5498						

Application Note 826

Vishay Siliconix



RECOMMENDED MINIMUM PADS FOR SO-8



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index

www.vishay.com 22



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.