

FEATURES

- 10 k Ω resistance option
- Resistor tolerance: 8% maximum
- Maximum continuous current: ± 6 mA at $R_{AB} = 10$ k Ω
- Low resistance temperature coefficient: 35 ppm/ $^{\circ}$ C typical
- Wide bandwidth: 3 MHz at $R_{AB} = 10$ k Ω
- Fast start-up time: 75 μ s
- Linear gain setting mode
- Single- and dual-supply operation
- Independent V_{LOGIC} : 1.8 V to 5.5 V

ENHANCED PRODUCT FEATURES

- Supports defense and aerospace applications (AQEC standard)
- Military temperature range: -55° C to $+125^{\circ}$ C
- Controlled manufacturing baseline
- One assembly/test site
- One fabrication site
- Product change notification
- Qualification data available on request

APPLICATIONS

- Missiles and munitions
- Avionics and unmanned systems
- Programmable filters, delays, and time constants
- Programmable power supplies

GENERAL DESCRIPTION

The AD5144-EP potentiometer provides a nonvolatile solution for 256-position adjustment applications, offering guaranteed low resistor tolerance errors of $\pm 8\%$ and up to ± 6 mA current density in the Ax, Bx, and Wx pins.

The low resistor tolerance and low nominal temperature coefficient simplify open-loop applications as well as applications requiring tolerance matching.

The linear gain setting mode allows independent programming of the resistance between the digital potentiometer terminals, through the Terminal A to Terminal W (R_{AW}) and the Terminal W to Terminal B (R_{WB}) string resistors, allowing accurate resistor matching.

The high bandwidth and low total harmonic distortion (THD) ensure optimal performance for ac signals, making this device suitable for filter design.

Rev. A

[Document Feedback](#)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

2169-001

The low wiper resistance of 40 Ω at the ends of the resistor array allow for pin-to-pin connection.

The wiper values can be set through a serial peripheral interface (SPI) digital interface that is also used to read back the wiper register and electronically erasable programmable read-only memory (EEPROM) contents.

The AD5144-EP is available in a 20-lead TSSOP. The device is guaranteed to operate over the -55° C to $+125^{\circ}$ C temperature range.

Additional application and technical information can be found in the [AD5144](#) data sheet.

TABLE OF CONTENTS

Features	1	Shift Register and Timing Diagrams	5
Enhanced Product Features	1	Absolute Maximum Ratings	7
Applications.....	1	Thermal Resistance	7
General Description	1	ESD Caution.....	7
Functional Block Diagram	1	Pin Configuration and Function Descriptions.....	8
Revision History	2	Typical Performance Characteristics	9
Specifications.....	3	Outline Dimensions	11
Electrical Characteristics	3	Ordering Guide	11
Interface Timing Specifications	5		

REVISION HISTORY

10/2019—Rev. 0 to Rev. A

Changes to Table 1	4
--------------------------	---

9/2019—Revision 0: Initial Version

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS

$V_{DD} = 2.3 \text{ V}$ to 5.5 V and $V_{SS} = 0 \text{ V}$ for the single-supply range, $V_{DD} = 2.25 \text{ V}$ to 2.75 V and $V_{SS} = -2.25 \text{ V}$ to -2.75 V for the dual-supply range, $V_{LOGIC} = 1.8 \text{ V}$ to 5.5 V , and $-55^{\circ}\text{C} < T_A < +125^{\circ}\text{C}$, unless otherwise noted. See the [AD5144](#) data sheet for the test circuits that define the test conditions used in the Specifications section.

Table 1.

Parameter	Symbol	Test Conditions/Comments	Min	Typ ¹	Max	Unit
DC CHARACTERISTICS—RHEOSTAT MODE (ALL RESISTIVE DIGITAL-TO-ANALOG CONVERTERS (RDACs))						
Resolution	N		8			Bits
Resistor Integral Nonlinearity ²	R-INL	Terminal A and Terminal B resistor (R_{AB}) = $10 \text{ k}\Omega$ $V_{DD} \geq 2.7 \text{ V}$ $V_{DD} < 2.7 \text{ V}$	-2	± 0.2	+2	LSB
Resistor Differential Nonlinearity ²	R-DNL		-0.5	± 0.2	+0.5	LSB
Nominal Resistor Tolerance	$\Delta R_{AB}/R_{AB}$		-8	± 1	+8	%
Resistance Temperature Coefficient ³	$(\Delta R_{AB}/R_{AB})/\Delta T \times 10^6$	Code = full scale		35		ppm/ $^{\circ}\text{C}$
Wiper Resistance ³	R_W	Code = zero scale, $R_{AB} = 10 \text{ k}\Omega$		55	125	Ω
Bottom Scale or Top Scale	R_{BS} or R_{TS}	$R_{AB} = 10 \text{ k}\Omega$		40	80	Ω
Nominal Resistance Match	R_{AB1}/R_{AB2}	Code = 0xFF	-1	± 0.2	+1	%
DC CHARACTERISTICS—POTENTIOMETER DIVIDER MODE (ALL RDACs)						
Integral Nonlinearity ⁴	INL	$R_{AB} = 10 \text{ k}\Omega$	-1	± 0.2	+1	LSB
Differential Nonlinearity ⁴	DNL		-0.5	± 0.2	+0.5	LSB
Full-Scale Error	V_{WFSE}	$R_{AB} = 10 \text{ k}\Omega$	-2.5	-0.1		LSB
Zero-Scale Error	V_{WZSE}	$R_{AB} = 10 \text{ k}\Omega$		1.2	3	LSB
Voltage Divider Temperature Coefficient ³	$(\Delta V_W/V_W)/\Delta T \times 10^6$	Code = half scale		± 5		ppm/ $^{\circ}\text{C}$
RESISTOR TERMINALS						
Maximum Continuous Current	I_A , I_B , and I_W	$R_{AB} = 10 \text{ k}\Omega$	-6		+6	mA
Terminal Voltage Range ⁵			V_{SS}		V_{DD}	V
Capacitance A, Capacitance B ³	C_A , C_B	$f = 1 \text{ MHz}$, measured to GND, code = half scale, $R_{AB} = 10 \text{ k}\Omega$		25		pF
Capacitance W ³	C_W	$f = 1 \text{ MHz}$, measured to GND, code = half scale, $R_{AB} = 10 \text{ k}\Omega$		12		pF
Common-Mode Leakage Current ³		Terminal A voltage (V_A) = wiper terminal voltage (V_W) = Terminal B voltage (V_B)	-500	± 15	+500	nA
DIGITAL INPUTS						
Input Logic ³						
High	V_{INH}	$V_{LOGIC} = 1.8 \text{ V}$ to 2.3 V $V_{LOGIC} = 2.3 \text{ V}$ to 5.5 V	$0.8 \times V_{LOGIC}$			V
Low	V_{INL}		$0.7 \times V_{LOGIC}$			V
Input Hysteresis ³	V_{HYST}				$0.2 \times V_{LOGIC}$	V
Input Current ³	I_{IN}				± 1	μA
Input Capacitance ³	C_{IN}			5		pF

Parameter	Symbol	Test Conditions/Comments	Min	Typ ¹	Max	Unit
DIGITAL OUTPUTS						
Output High Voltage ³	V _{OH}	Pull-up resistor (R _{PULL-UP}) = 2.2 kΩ to V _{LOGIC}		V _{LOGIC}		V
Output Low Voltage ³	V _{OL}	Sink current (I _{SINK}) = 3 mA I _{SINK} = 6 mA, V _{LOGIC} > 2.3 V			0.4 0.6	V V
Three-State Leakage Current			-1		+1	μA
Three-State Output Capacitance				2		pF
POWER SUPPLIES						
Single-Supply Range		V _{SS} = GND	2.3		5.5	V
Dual-Supply Range			±2.25		±2.75	V
Logic Supply Range		Single supply, V _{SS} = GND Dual supply, V _{SS} < GND	1.8		V _{DD}	V V
Positive Supply Current	I _{DD}	V _{INH} = V _{LOGIC} or V _{INL} = GND V _{DD} = 5.5 V V _{DD} = 2.3 V		0.7 400	5.5	μA nA
Negative Supply Current	I _{SS}	V _{INH} = V _{LOGIC} or V _{INL} = GND	-5.5	-0.7		μA
EEPROM Store Current ^{3, 6}	I _{DD,EEPROM_STORE}	V _{INH} = V _{LOGIC} or V _{INL} = GND		2		mA
EEPROM Read Current ^{3, 7}	I _{DD,EEPROM_READ}	V _{INH} = V _{LOGIC} or V _{INL} = GND		320		μA
Logic Supply Current	I _{LOGIC}	V _{INH} = V _{LOGIC} or V _{INL} = GND		0.05	1.4	μA
Power Dissipation ⁸	P _{DISS}	V _{INH} = V _{LOGIC} or V _{INL} = GND		3.5		μW
Power Supply Rejection Ratio	PSRR	ΔV _{DD} /ΔV _{SS} = V _{DD} ± 10%, code = full scale		-66	-60	dB
DYNAMIC CHARACTERISTICS⁹						
Bandwidth	BW	-3 dB, R _{AB} = 10 kΩ		3		MHz
Total Harmonic Distortion	THD	V _{DD} /V _{SS} = ±2.5 V, V _A = 1 V rms, V _B = 0 V, f = 1 kHz		-80		dB
Resistor Noise Density	e _{N,WB}	Code = half scale, T _A = 25°C, f = 10 kHz, R _{AB} = 10 kΩ		7		nV/√Hz
V _W Settling Time	t _S	V _A = 5 V, V _B = 0 V, from zero scale to full scale, ±0.5 LSB error band, R _{AB} = 10 kΩ		2		μs
Crosstalk (C _{W1} /C _{W2})	C _T	R _{AB} = 10 kΩ		10		nV-sec
Analog Crosstalk	C _{TA}			-90		dB
Endurance ¹⁰		T _A = 25°C -40°C < T _A < +125°C	100	1		Mcycles kcycles
Data Retention ^{11, 12}				50		Years

¹ Typical values represent average readings at 25°C, V_{DD} = 5 V, V_{SS} = 0 V, and V_{LOGIC} = 5 V.

² Resistor integral nonlinearity error (R-INL) is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. The maximum wiper current is limited to (0.7 × V_{DD})/R_{AB}.

³ Guaranteed by design and characterization, not subject to production test.

⁴ INL and DNL are measured across the Terminal W and Terminal B voltage (V_{WB}) with the RDAC configured as a potentiometer divider similar to a voltage output DAC. V_A = V_{DD} and V_B = 0 V. DNL specification limits of ±1 LSB maximum are guaranteed monotonic operating conditions.

⁵ Resistor Terminal A, Resistor Terminal B, and Resistor Terminal W have no limitations on polarity with respect to each other. Dual-supply operation enables ground referenced bipolar signal adjustment.

⁶ I_{DD,EEPROM_STORE} is different from the operating current. Supply current for EEPROM program lasts approximately 30 ms.

⁷ I_{DD,EEPROM_READ} is different from the operating current. Supply current for EEPROM read lasts approximately 20 μs.

⁸ P_{DISS} is calculated from (I_{DD} × V_{DD}) + (I_{LOGIC} × V_{LOGIC}).

⁹ All dynamic characteristics use V_{DD}/V_{SS} = ±2.5 V, and V_{LOGIC} = 2.5 V.

¹⁰ Endurance is qualified per JEDEC Standard 22, Method A117 to 100,000 cycles measured at -40°C to +125°C.

¹¹ Retention lifetime equivalent at junction temperature (T_J) = 125°C per JEDEC Standard 22, Method A117. Retention lifetime based on an activation energy of 1 eV, derates with junction temperature in the Flash/EE memory.

¹² 50 years apply to an endurance of 1000 cycles. An endurance of 100,000 cycles has an equivalent retention lifetime of 5 years.

INTERFACE TIMING SPECIFICATIONS

$V_{LOGIC} = 1.8\text{ V}$ to 5.5 V , and all specifications T_{MIN} to T_{MAX} , unless otherwise noted.

Table 2. SPI Interface

Parameter ¹	Test Conditions/Comments	Min	Typ	Max	Unit	Description
t ₁	$V_{LOGIC} > 1.8\text{ V}$	20			ns	SCLK cycle time
t ₂	$V_{LOGIC} = 1.8\text{ V}$	30			ns	SCLK high time
	$V_{LOGIC} > 1.8\text{ V}$	10			ns	
t ₃	$V_{LOGIC} = 1.8\text{ V}$	15			ns	SCLK low time
	$V_{LOGIC} > 1.8\text{ V}$	10			ns	
t ₄	$V_{LOGIC} = 1.8\text{ V}$	15			ns	\overline{SYNC} to SCLK falling edge setup time
t ₅		10			ns	Data setup time
t ₆		5			ns	Data hold time
t ₇		5			ns	\overline{SYNC} rising edge to next SCLK fall ignored
t ₈ ²		10			ns	Minimum \overline{SYNC} high time
t ₉ ³		20	50		ns	SCLK rising edge to SDO valid
t ₁₀				500	ns	\overline{SYNC} rising edge to SDO pin disable
t _{POWER-UP}				75	μs	Start-up time (not shown in Figure 3 and Figure 4)

¹ All input signals are specified with rising time (t_r) = falling time (t_f) = 1 ns/V (10% to 90% of V_{DD}) and timed from a voltage level of $(V_{IL} + V_{IH})/2$.

² Refer to $t_{EEPROM_PROGRAM}$ and $t_{EEPROM_READBACK}$ for memory command operations (see the control pins table in the AD5144 data sheet for additional information).

³ The pull-up resistance (R_{PULL_UP}) = 2.2 k Ω to V_{DD} with a capacitance load of 168 pF.

SHIFT REGISTER AND TIMING DIAGRAMS




Figure 2. Input Shift Register Contents




Figure 3. SPI Serial Interface Timing Diagram, $CPOL = 0$, $CPHA = 1$




Figure 4. SPI Serial Interface Timing Diagram, CPOL = 1, CPHA = 0

21553-004

ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 3.

Parameter	Rating
V_{DD} to GND	$-0.3\text{ V to }+7.0\text{ V}$
V_{SS} to GND	$+0.3\text{ V to }-7.0\text{ V}$
V_{DD} to V_{SS}	7 V
V_{LOGIC} to GND	$-0.3\text{ V to }V_{DD} + 0.3\text{ V}$ or $+7.0\text{ V}$ (whichever is less)
V_A, V_W, V_B to GND	$V_{SS} - 0.3\text{ V}, V_{DD} + 0.3\text{ V}$
I_A, I_W, I_B	
Pulsed ¹ , $R_{AW} = 10\text{ k}\Omega$	
Frequency $> 10\text{ kHz}$	$\pm 6\text{ mA/d}^2$
Frequency $\leq 10\text{ kHz}$	$\pm 6\text{ mA}/\sqrt{d^2}$
Digital Inputs	$-0.3\text{ V to }V_{\text{LOGIC}} + 0.3\text{ V}$ or $+7\text{ V}$ (whichever is less)
Operating Temperature Range, T_A ³	$-55^\circ\text{C to }+125^\circ\text{C}$
Maximum Junction Temperature, T_J Maximum	150°C
Storage Temperature Range	$-65^\circ\text{C to }+150^\circ\text{C}$
Reflow Soldering	
Peak Temperature	260°C
Time at Peak Temperature	20 sec to 40 sec
Package Power Dissipation	$(T_J \text{ max} - T_A)/\theta_{JA}$
Field Induced Charged Device Model (FICDM)	1.5 kV

¹ The maximum terminal current is bounded by the maximum current handling of the switches, the maximum power dissipation of the package, and the maximum applied voltage across any two of the A, B, and W terminals at a given resistance.

² d = pulse duty factor.

³ T_A includes programming of EEPROM memory.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

θ_{JA} is the natural convection, junction to ambient thermal resistance measured in a one cubic foot sealed enclosure, and θ_{JC} is the junction to case thermal resistance measured at package top.

Table 4. Thermal Resistance

Package Type	θ_{JA} ¹	θ_{JC}	Unit
RU-20	143	45	$^\circ\text{C/W}$

¹ Thermal impedance simulated values are based on a JEDEC 2S2P thermal test board, still air (0 m/sec airflow). See JEDEC JESD-51.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 5. Pin Configuration

Table 5. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	SYNC	Synchronization Data Input, Active Low. When SYNC returns high, data is loaded into the input shift register.
2	GND	Ground Pin, Logic Ground Reference.
3	A1	Terminal A of RDAC 1. $V_{SS} \leq V_A \leq V_{DD}$.
4	W1	Wiper Terminal of RDAC 1. $V_{SS} \leq V_W \leq V_{DD}$.
5	B1	Terminal B of RDAC 1. $V_{SS} \leq V_B \leq V_{DD}$.
6	A3	Terminal A of RDAC 3. $V_{SS} \leq V_A \leq V_{DD}$.
7	W3	Wiper Terminal of RDAC 3. $V_{SS} \leq V_W \leq V_{DD}$.
8	B3	Terminal B of RDAC 3. $V_{SS} \leq V_B \leq V_{DD}$.
9	V _{SS}	Negative Power Supply. Decouple this pin with 0.1 μ F ceramic capacitors and 10 μ F capacitors.
10	A2	Terminal A of RDAC 2. $V_{SS} \leq V_A \leq V_{DD}$.
11	W2	Wiper Terminal of RDAC 2. $V_{SS} \leq V_W \leq V_{DD}$.
12	B2	Terminal B of RDAC 2. $V_{SS} \leq V_B \leq V_{DD}$.
13	A4	Terminal A of RDAC 4. $V_{SS} \leq V_A \leq V_{DD}$.
14	W4	Wiper Terminal of RDAC 4. $V_{SS} \leq V_W \leq V_{DD}$.
15	B4	Terminal B of RDAC 4. $V_{SS} \leq V_B \leq V_{DD}$.
16	V _{DD}	Positive Power Supply. Decouple this pin with 0.1 μ F ceramic capacitors and 10 μ F capacitors.
17	V _{LOGIC}	Logic Power Supply, 1.8 V to V _{DD} . Decouple this pin with 0.1 μ F ceramic capacitors and 10 μ F capacitors.
18	SCLK	Serial Clock Line. Data is clocked in at the logic low transition.
19	SDI	Serial Data Input.
20	SDO	Serial Data Output. SDO is an open-drain output pin that must have an external pull-up resistor.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 6. R-INL vs. Code for Various Temperatures




Figure 9. R-DNL vs. Code for Various Temperatures




Figure 7. INL vs. Code for Various Temperatures




Figure 10. DNL vs. Code for Various Temperatures




Figure 8. Supply Current (I_{DD}) vs. Temperature for Various Power Supplies




Figure 11. I_{LOGIC} vs Temperature for Various Logic Voltages




Figure 12. Potentiometer Mode Temperature Coefficient $((\Delta V_w/V_w)/\Delta T \times 106)$ vs. Code





Figure 13. Rheostat Mode Temperature Coefficient $((\Delta R_{WB}/R_{WB})/\Delta T \times 106)$ vs. Code

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-153-AC

Figure 14. 20-Lead Thin Shrink Small Outline Package [TSSOP] (RU-20)

Dimensions shown in millimeters

ORDERING GUIDE

Model ¹	R _{AB} (kΩ)	Resolution	Interface	Temperature Range	Package Description	Package Option
AD5144TRUZ10-EP	10	256	SPI	-55°C to +125°C	20-Lead TSSOP	RU-20
AD5144TRUZ10-EP-R7	10	256	SPI	-55°C to +125°C	20-Lead TSSOP	RU-20

¹ Z = RoHS Compliant Part.