

# LTC3209-1/LTC3209-2

### 600mA Main/Camera LED Controller

- **Multimode Charge Pump Provides Up to 94% Efficiency (1x, 1.5x, 2x)**
- **Up to 600mA Total Output Current**
- **LTC3209-1: 8 Current Sources Available as 6** × **25mA MAIN, 1** × **400mA CAM and 1** × **15mA AUX**
- **LTC3209-2: 8 Current Sources Available as**  $5\times25$ mA MAIN,  $2\times200$ mA CAM and  $1\times15$ mA AUX
- **LED On/Off and Brightness Level Programmable Using 2-Wire I2CTM Interface**
- Automatic Charge Pump Mode Switching or Fixed Mode for Power Supply Generation
- Low Noise Constant Frequency Operation\*
- Internal Soft-Start Limits Inrush Current During Start-up and Mode Switching
- Short Circuit/Thermal/Open-Shorted LED Protection
- 256 Brightness States for MAIN Display
- 16 Brightness States for CAM Display
- 4 Brightness States for AUX Display
- 20-Lead (4mm  $\times$  4mm) QFN Package

### **APPLICATIONS**

■ Video/Camera Phones with QVGA+ Displays

 $T$ , LT, LTC and LTM are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners. \*Protected by U.S. Patents, including 6411531

# **FEATURES DESCRIPTIO <sup>U</sup>**

The LTC®3209-1/LTC3209-2 are highly integrated multidisplay LED controllers. These parts contain a high efficiency, low noise charge pump to provide power to MAIN, CAM and AUX LED displays. The LTC3209-1/ LTC3209-2 require only four small ceramic capacitors and one current set resistor to form a complete LED power supply and current controller.

The maximum display currents are set by a single external resistor. Current for each LED is controlled by a precision internal current source. Dimming and On/Off for all displays is achieved via the I2C serial interface. 256 states are available for the MAIN display. Sixteen states are available for the CAM display and four states are available for the AUX display.

The charge pump optimizes efficiency based on the voltage across the LED current sources. The part powers up in 1x mode and will automatically switch to boost mode whenever any enabled MAIN or CAM LED current source begins to enter dropout. The first dropout switches the part into 1.5x mode and a subsequent dropout switches the part into 2x mode. The part resets to 1x mode whenever a data bit is updated via the  $1<sup>2</sup>C$  port. The parts are available in a 4mm  $\times$  4mm 20-lead QFN package.

# **TYPICAL APPLICATION**



#### **LTC3209-1 6 MAIN/1 CAM Operation LTC3209-2 5 MAIN/2 CAM Operation**



1

### **ABSOLUTE MAXIMUM RATINGS**

**(Note 1)**





# **PACKAGE/ORDER INFORMATION**



## **ELECTRICAL CHARACTERISTICS**

**The** ● **denotes the specifications which apply over the full operating** temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. V<sub>BAT1,2</sub> = 3.6V, DV<sub>CC</sub> = 3V, R<sub>REF</sub> = 24.3k, C1 = C2 = C3 = C4 = 2.2µF, **unless otherwise noted.**





### **ELECTRICAL CHARACTERISTICS The** ● **denotes the specifications which apply over the full operating**

temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. V<sub>BAT1,2</sub> = 3.6V, DV<sub>CC</sub> = 3V, R<sub>REF</sub> = 24.3k, C1 = C2 = C3 = C4 = 2.2µF, **unless otherwise noted.**





### **ELECTRICAL CHARACTERISTICS The** ● **denotes the specifications which apply over the full operating**

temperature range, otherwise specifications are at  $T_A = 25^\circ \text{C}$ .  $V_{BAT1,2} = 3.6V$ ,  $DV_{CG} = 3V$ ,  $R_{REF} = 24.3k$ ,  $C1 = C2 = C3 = C4 = 2.2 \mu\text{F}$ , **unless otherwise noted.**



**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** The LTC3209-1/LTC3209-2 are guaranteed to meet performance specifications from 0°C to 70°C. Specifications over the -40°C to 85°C ambient operating temperature range are assured by design, characterization and correlation with statistical process controls.

**Note 3:** 1.5x mode output impedance is defined as  $(1.5V_{BAT} - V_{CPO})/I_{OUT}$ . 2x mode output impedance is defined as  $(2V_{BAT} - V_{CPO})/I_{OUT}$ .

**Note 4:** Based on long term current density limitations. Assumes an operating duty cycle of  $\leq 10\%$  under absolute maximum conditions for duration less than 10 seconds. Max Charge Pump current for continuous operation is 300mA.

**Note 5:** Based on long term current density limitations.

**Note 6:** All values are referrenced to V<sub>IH</sub> and V<sub>II</sub> levels.

**Note 7:** Guaranteed by design.

### **TYPICAL PERFORMANCE CHARACTERISTICS**  $_{\text{T}_\text{A}}$  = 25°C unless otherwise noted





### **TYPICAL PERFORMANCE CHARACTERISTICS**  $T_A = 25^\circ$ C unless otherwise noted







### **TYPICAL PERFORMANCE CHARACTERISTICS**  $T_A = 25^\circ$ C unless otherwise noted





### **PIN FUNCTIONS** (LTC3209-1/LTC3209-2)

**CPO (Pin 1/Pin 1):** Output of the Charge Pump Used to Power LEDs. A 2.2µF X5R or X7R ceramic capacitor should be connected to ground.

**MAIN1-6 (Pins 2, 3, 4, 5, 6, 7, LTC3209-1):** Current Source Outputs for the MAIN Display White LEDs. The LEDs on the MAIN display can be set from 0mA to 28mA in 256 steps via software control and internal 8-bit linear DAC. Each output can be disabled externally by connecting the output to CPO. Setting data in REGA to 0 disables all MAIN outputs.

**MAIN1-5 (Pins 2, 3, 4, 5, 6, LTC3209-2):** Current Source Outputs for the MAIN Display White LEDs. The LEDs on the MAIN display can be set from 0mA to 28mA in 256 steps via software control and internal 8-bit linear DAC. Each output can be disabled externally by connecting the output to CPO. Setting data in REGA to 0 disables all MAIN outputs.

**AUX (Pin 8/Pin 7):** Current Source Output for the AUX Display LED. The LED current source can be set from 0mA to 13.75mA in 4 steps via software control and internal 2 bit DAC. AUX does not have dropout sensing and cannot be disabled by connecting to CPO. This pin can also be used as an I2C controlled general purpose output.

**VBAT2,1 (Pins 9, 18/Pins 8, 18):** Supply Voltage for the Entire Device. Two separate pins are used to isolate the charge pump from the analog sections to reduce noise. Both pins must be connected together externally and bypassed with a single 2.2 $\mu$ F low ESR ceramic capacitor close to  $V_{BAT1}$ .  $V<sub>BAT2</sub>$  may require a 0.1 $\mu$ F capacitor.

**RREF (Pin 10/Pin 9):** This pin controls the maximum amount of LED current for all displays. The  $R_{REF}$  voltage is 1.23V. An external 24.3k resistor to ground sets the reference currents for all display DACs and support circuits for nominal MAIN full-scale current of 28mA and total CAM full-scale current of 400mA. The value for  $R_{\text{RFF}}$  is limited to a range of 20k to 30k.

**DV<sub>CC</sub>** (Pin 11/Pin 10): Supply Voltage for All Digital I/O Lines. This pin sets the logic reference level of the LTC3209-1/LTC3209-2. Decouple  $DV_{CC}$  to GND with a 0.1 $\mu$ F capacitor. A UVLO circuit on the DV<sub>CC</sub> pin forces all registers to all 0s whenever  $DV_{CC}$  is below the UVLO threshold.

**CAM1-2 (Pins 11, 12, LTC3209-2):** Current Source Outputs for the CAM1 and CAM2 Display White LEDs. The LEDs on the two CAM displays can each be set from 0mA to 200mA in 16 steps via software control and internal 4-bit linear DAC. Two 4-bit registers are available. One is used to program the high camera current and the second the low camera current. These registers can be selected via the serial port or the CAMHL pin. Each output can be disabled by connecting the output to CPO. Setting data in REGB to 0 disables both CAM outputs. (See Applications Information).

**CAM (Pin 12, LTC3209-1):** Current Source Output for the CAM Display White LED. The LED on the CAM display can be set from 0mA to 400mA in 16 steps via software control and internal 4-bit linear DAC. Two 4-bit registers are available. One is used to program the high camera current and the second the low camera current. These registers can be selected via the serial port or the CAMHL pin. Each output can be disabled by connecting the output to CPO. Setting data in REGB to 0 disables the CAM output. (See Applications Information).

**CAMHL (Pin 13/Pin 13):** This pin selects CAM high current register when asserted high and CAM low current register when low. The high to low transition automatically resets the charge pump mode to 1x.

**SDA (Pin 14/Pin 14):** I<sup>2</sup>C Data Input for the Serial Port. Serial data is shifted in one bit per clock to control the LTC3209-1/LTC3209-2. The logic level is referenced to  $DV_{CC}$ .

**SCL (Pin 15/Pin 15):** I<sup>2</sup>C Clock Input. The logic level for SCL is referenced to  $DV_{CC}$ .

**C1P, C2P, C1M, C2M (Pins 20, 19, 17, 16/Pins 20, 19, 17, 16):** Charge Pump Flying Capacitor Pins. A 2.2µF X7R or X5R ceramic capacitor should be connected from C1P to C1M and C2P to C2M.

**Exposed Pad (Pin 21/Pin 21):** System Ground. Connect Exposed Pad to PCB ground plane.



# **BLOCK DIAGRAM**





The LTC3209-1 has 6 MAIN outputs, 1 CAM output and 1 AUX output. The LTC3209-2 has 5 MAIN outputs, 2 CAM outputs and 1 AUX output.

#### **Power Management**

The LTC3209-1/LTC3209-2 use a switched capacitor charge pump to boost CPO to as much as 2 times the input voltage up to 5.1V. The part starts up in 1x mode. In this mode,  $V_{BAT}$  is connected directly to CPO. This mode provides maximum efficiency and minimum noise. The LTC3209-1/LTC3209-2 will remain in 1x mode until a MAIN or CAM LED current source drops out. Dropout occurs when a current source voltage becomes too low for the programmed current to be supplied. When dropout is detected, the LTC3209-1/LTC3209-2 will switch into 1.5x mode. The CPO voltage will then start to increase and will attempt to reach 1.5x  $V_{BAT}$  up to 4.6V. Any subsequent dropout will cause the part to enter the 2x mode. The CPO voltage will attempt to reach  $2xV_{BAT}$  up to 5.1V. The part will be reset to 1x mode whenever a DAC data bit is updated via the  $I^2C$  port or on the falling edge of the CAMHL signal.

A 2-phase nonoverlapping clock activates the charge pump switches. In the 2x mode the flying capacitors are charged on alternate clock phases from  $V_{BAT}$  to minimize input current ripple and CPO voltage ripple. In 1.5x mode the flying capacitors are charged in series during the first clock phase and stacked in parallel on  $V_{BAT}$  during the second phase. This sequence of charging and discharging the flying capacitors continues at a constant frequency of 850kHz.

The currents delivered by the LED current sources are controlled by an associated DAC. Each DAC is programmed via the  $I^2C$  port.

### **Soft-Start**

Initially, when the part is in shutdown, a weak switch connects  $V_{BAT1}$  to CPO. This allows  $V_{BAT1}$  to slowly charge the CPO output capacitor and prevent large charging currents to occur.

The LTC3209-1/LTC3209-2 also employs a soft-start feature on its charge pump to prevent excessive inrush current and supply droop when switching into the step-up modes. The current available to the CPO pin is increased linearly over a typical period of 125µs. Soft-start occurs at the start of both 1.5x and 2x mode changes.

### **Charge Pump Strength**

When the LTC3209-1/LTC3209-2 operate in either 1.5x mode or 2x mode, the charge pump can be modeled as a Thevenin-equivalent circuit to determine the amount of current available from the effective input voltage and effective open-loop output resistance,  $R_{\Omega}$  (Figure 1).

 $R_{OL}$  is dependent on a number of factors including the switching term,  $1/(2f_{\text{OSC}} \bullet C_{\text{FLY}})$ , internal switch resistances and the nonoverlap period of the switching circuit. However, for a given  $R_{01}$ , the amount of current available will be directly proportional to the advantage voltage of 1.5V $_{BAT}$  - CPO for 1.5x mode and 2V $_{BAT}$  - CPO for 2x mode.



**Figure 1. Charge Pump Thevenin Equivalent Open-Loop Circuit**



### **OPERATIO U**

Consider the example of driving white LEDs from a 3.1V supply. If the LED forward voltage is 3.8V and the current sources require 100mV, the advantage voltage for 1.5x mode is 3.1V • 1.5 – 3.8V – 0.1V or 750mV. Notice that if the input voltage is raised to 3.2V, the advantage voltage jumps to 900mV—a 20% improvement in available strength.

From Figure 1, for 1.5x mode the available current is given by:

$$
I_{OUT}=\frac{1.5V_{BAT}-V_{CP0}}{R_{OL}}
$$

For 2x mode, the available current is given by:

$$
I_{OUT} = \frac{2V_{BAT} - V_{CPO}}{R_{OL}}
$$



Figure 2. Typical 1.5x R<sub>OL</sub> vs Temperature **Figure 3. Typical 2x R<sub>OL</sub> vs Temperature** 

Notice that the advantage voltage in this case is  $3.1V \cdot 2 - 3.8V - 0.1V = 2.3V$ . R<sub>OL</sub> is higher in 2x mode but a significant overall increase in available current is achieved.

Typical values of  $R_{OL}$  as a function of temperature are shown in Figures 2 and 3.

#### **Shutdown Current**

Shutdown occurs when all the current source data bits have been written to zero or when  $DV_{CC}$  is below the  $DV_{CC}$ UVLO threshold.

Although the LTC3209-1/LTC3209-2 is designed to have very low shutdown current, it will draw about 3µA from  $V_{BAT}$  when in shutdown. Internal logic ensures that the LTC3209-1/LTC3209-2 is in shutdown when  $DV_{CC}$  is grounded. Note, however that all of the logic signals that are referenced to  $DV_{CC}$  (SCL, SDA, CAMHL) will need to be at  $DV_{CC}$  or below (i.e., ground) to avoid violation of the absolute maximum specifications on these pins.





### **Serial Port**

The microcontroller compatible I<sup>2</sup>C serial port provides all of the command and control inputs for the LTC3209-1/ LTC3209-2. Data on the SDA input is loaded on the rising edge of SCL. D7 is loaded first and D0 last. There are three data registers and one address register. Once all address bits have been clocked into the address register acknowledge occurs. After the data registers have been written a load pulse is created after the stop bit. The load pulse transfers all of the data held in the data registers to the DAC registers. At this point the LED current will be changed to the new settings. The serial port uses static logic registers so there is no minimum speed at which it can be operated.

### **MAIN Current Sources**

#### **LTC3209-1**

There are six MAIN current sources. These current sources have an 8-bit linear DAC for current control. For  $R_{\text{RFF}} =$ 24.3k, the output current range is 0mA to 28mA in 256 steps.

The current sources are disabled when a block receives an all zero data word. The supply current for that block is reduced to zero. In addition unused LED outputs can be connected to CPO to turn off the current source output and reduce the operating current to typically 10µA.

### **LTC3209-2**

There are five MAIN current sources. These current sources have an 8-bit linear DAC for current control. For  $R_{\text{RFF}} =$ 24.3k, the output current range is 0mA to 28mA in 256 steps.

The current sources are disabled when a block receives an all zero data word. The supply current for that block is reduced to zero. In addition unused LED outputs can be connected to CPO to turn off the current source output and reduce the operating current to typically 10µA.

### **Camera Current Sources**

### **LTC3209-1**

There is one CAM current source. This current source has a 4-bit linear DAC for current control. The output current range is 0mA to 400mA in 16 steps  $(R_{RFF} = 24.3k)$ .

The current source is disabled when the block receives an all zero data word. The supply current for the block is reduced to zero. In addition, the LED output can be connected to CPO to turn off the current source output and reduce operating current to typically 10µA. This pin cannot be allowed to float if unused since dropout will be erroneously detected.

### **LTC3209-2**

There are two CAM current sources. These current sources have a 4-bit linear DAC for current control. The output current range of each current source is 0mA to 200mA in 16 steps  $(R_{BFF} = 24.3k)$ .

The current sources are disabled when the block receives an all zero data word. The supply current for the block is reduced to zero. In addition unused LED outputs can be connected to CPO to turn off the current source output and reduce the operating current to typically 10µA. These pins cannot be allowed to float if unused since dropout will be erroneously detected.

#### **Auxiliary Current Source**

There is one AUX current source. This current source has a 2-bit Linear DAC for current control. The output current range is 0mA to 13.75mA in 4 steps (OFF, 33%, 67%, 100%). The AUX output does not have dropout detection and cannot be disabled when connected to CPO.

The current source is disabled when the block receives an all zero data word and the supply current for the block is reduced to zero. This output can also be used as an  ${}^{12}C$ controlled digital open-drain general purpose output.



### **CAMHL**

The CAMHL pin quickly selects the camera high register for flash applications without reaccessing the  $1<sup>2</sup>C$  port. When low the CAM current range will be controlled by the camera low 4-bit register. When CAMHL is asserted high the current range will be set by the camera high 4-bit register. The dropout delay is reduced from 150ms to 2ms when CAMHL is asserted high so that the charge pump can quickly change modes if required. When CAMHL is asserted from high to low the charge pump mode is reset to 1x.

#### **Thermal Protection**

The LTC3209-1/LTC3209-2 have built-in overtemperature protection. At internal die temperatures of around 150°C thermal shutdown will occur. This will disable all of the current sources and charge pump until the die has cooled by about 15°C. This thermal cycling will continue until the fault has been corrected.

#### **RREF Current Set Resistor**

The current set resistor is connected between the  $R_{\text{REF}}$  pin and ground. This resistor sets the full-scale current for all three displays (MAIN, CAM and AUX) according to the following equations:

$$
MAIN = \frac{1.23V}{R_{REF}} \cdot 550
$$
  
\n
$$
CAM = \frac{1.23V}{R_{REF}} \cdot 7900 \qquad (LTC3209-1)
$$
  
\n
$$
CAM = \frac{1.23V}{R_{REF}} \cdot 3950 \qquad (LTC3209-2)
$$
  
\n
$$
AUX = \frac{1.23V}{R_{REF}} \cdot 272
$$

A 24.3k, 1% resistor provides full-scale currents of 28mA for the MAIN; 400mA (total) current for CAM and 13.75mA for AUX current sources.

This input is protected against shorts to ground or low value resistors <10k. When a fault is detected the reference current amplifier is current limited. In addition the current source outputs and charge pump are disabled.

#### **Mode Switching**

The LTC3209-1/LTC3209-2 will automatically switch from 1x mode to 1.5x mode and subsequently to 2x mode whenever a dropout condition is detected at an LED pin. Dropout occurs when a current source voltage becomes too low for the programmed current to be supplied. When switching modes the mode change will not occur unless dropout has existed for 150ms. This delay will allow the LEDs to warm up and achieve the final LED forward voltage value. The dropout delay can be reduced to 2ms by programming the Drop2ms bit C2 in the REGC register or when the CAMHL pin is switched high when controlling the CAM LEDs.

The mode will automatically switch back to 1x whenever a data bit is updated via the  $I^2C$  port or when CAMHL switches from high to low. If the part is forced into either 1.5x mode or 2x mode to operate as a fixed voltage power supply over  $I^2C$ , no mode switching will occur until an  $I^2C$ update is given.









Figure 5. Timing Parameters **Figure 5. Timing Parameters**



### **OPERATIO U**

#### **REGA, MAIN LED 8-Bit DAC Data**



#### **REGB, CAMERA LED 4-Bit High and 4-Bit Low DAC Data**



#### **REGC, AUX Data and Option Byte**



#### **I 2C Interface**

The LTC3209-1/LTC3209-2 communicates with a host (master) using the standard  $1^2C$  2-wire interface. The Timing Diagram (Figure 5) shows the timing relationship of the signals on the bus. The two bus lines, SDA and SCL, must be high when the bus is not in use. External pull-up resistors or current sources, such as the LTC1694 SMBus accelerator, are required on these lines.

The LTC3209-1/LTC3209-2 is a receive-only (slave) device.

#### **Bus Speed**

The I<sup>2</sup>C port is designed to be operated at speeds of up to 400kHz. It has built-in timing delays to ensure correct operation when addressed from an I2C compliant master device. It also contains input filters designed to suppress glitches should the bus become corrupted.



#### **START and STOP Conditions**

A bus-master signals the beginning of a communication to a slave device by transmitting a START condition.

A START condition is generated by transitioning SDA from high to low while SCL is high. When the master has finished communicating with the slave, it issues a STOP condition by transitioning SDA from low to high while SCL is high. The bus is then free for communication with another  $1<sup>2</sup>C$  device.

#### **Byte Format**

Each byte sent to the LTC3209-1/LTC3209-2 must be 8 bits long followed by an extra clock cycle for the Acknowledge bit to be returned by the LTC3209-1/LTC3209- 2. The data should be sent to the LTC3209-1/LTC3209-2 most significant bit (MSB) first.

#### **Acknowledge**

The Acknowledge signal is used for handshaking between the master and the slave. An Acknowledge (active low) generated by the slave (LTC3209-1/LTC3209-2) lets the master know that the latest byte of information was received. The Acknowledge related clock pulse is generated by the master. The master releases the SDA line (high) during the Acknowledge clock cycle. The slave-receiver must pull down the SDA line during the Acknowledge clock pulse so that it remains a stable low during the high period of this clock pulse.

#### **Slave Address**

The LTC3209-1/LTC3209-2 responds to only one 7-bit address which has been factory programmed to 0011011. The eighth bit of the address byte (R/W) must be 0 for the LTC3209-1/LTC3209-2 to recognize the address since it is a write only device. This effectively forces the address to be 8 bits long where the least significant bit of the address is 0. If the correct seven bit address is given but the R/W bit is 1, the LTC3209-1/LTC3209-2 will not respond.

### **Bus Write Operation**

The master initiates communication with the LTC3209-1/ LTC3209-2 with a START condition and a 7-bit address followed by the Write Bit  $R/W = 0$ . If the address matches that of the LTC3209-1/LTC3209-2, the part returns an Acknowledge. The master should then deliver the most significant data byte. Again the LTC3209-1/LTC3209-2 acknowledges and cycle is repeated two more times for a total of one address byte and three data bytes. Each data byte is transferred to an internal holding latch upon the return of an Acknowledge. After all three data bytes have been transferred to the LTC3209-1/LTC3209-2, the master may terminate the communication with a STOP condition. Alternatively, a REPEAT-START condition can be initiated by the master and another chip on the I<sup>2</sup>C bus can be addressed. This cycle can continue indefinitely and the LTC3209-1/LTC3209-2 will remember the last input of valid data that it received. Once all chips on the bus have been addressed and sent valid data, a global STOP condition can be sent and the LTC3209-1/LTC3209-2 will update all registers with the data that it had received.

In certain circumstances the data on the  $I^2C$  bus may become corrupted. In these cases the LTC3209-1/ LTC3209-2 responds appropriately by preserving only the last set of complete data that it has received. For example, assume the LTC3209-1/LTC3209-2 has been successfully addressed and is receiving data when a STOP condition mistakenly occurs. The LTC3209-1/LTC3209-2 will ignore this STOP condition and will not respond until a new START condition, correct address, new set of data and STOP condition are transmitted.

Likewise, if the LTC3209-1/LTC3209-2 was previously addressed and sent valid data but not updated with a STOP, it will respond to any STOP that appears on the bus with only one exception, independent of the number of REPEAT-STARTs that have occurred. If a REPEAT-START is given and the LTC3209-1/LTC3209-2 successfully acknowledges its address, it will not respond to a STOP until all bytes of the new data have been received and acknowledged.



# **APPLICATIONS INFORMATION**

### **VBAT, CPO Capacitor Selection**

The style and value of the capacitors used with the LTC3209-1/LTC3209-2 determine several important parameters such as regulator control loop stability, output ripple, charge pump strength and minimum start-up time.

To reduce noise and ripple, it is recommended that low equivalent series resistance (ESR) ceramic capacitors are used for both  $CV_{BAT}$  and  $C_{CPO}$ . Tantalum and aluminum capacitors are not recommended due to high ESR.

The value of  $C<sub>CPO</sub>$  directly controls the amount of output ripple for a given load current. Increasing the size of  $C_{CPO}$ will reduce output ripple at the expense of higher start-up current. The peak-to-peak output ripple of the 1.5x mode is approximately given by the expression:

$$
V_{RIPPLE(P-P)} = \frac{I_{OUT}}{3f_{OSC} \cdot C_{CPO}}
$$

Where  $f_{\rm OSC}$  is the LTC3209-1/LTC3209-2 oscillator frequency or typically 850kHz and  $C_{CPO}$  is the output storage capacitor.

The output ripple in 2x mode is very small due to the fact that load current is supplied on both cycles of the clock.

Both style and value of the output capacitor can significantly affect the stability of the LTC3209-1/LTC3209-2. As shown in the Block Diagram, the LTC3209-1/LTC3209-2 use a control loop to adjust the strength of the charge pump to match the required output current. The error signal of the loop is stored directly on the output capacitor. The output capacitor also serves as the dominant pole for the control loop. To prevent ringing or instability, it is important for the output capacitor to maintain at least  $1\mu F$ of capacitance over all conditions.

In addition, excessive output capacitor ESR will tend to degrade the loop stability. If the output capacitor has  $160 \text{m}\Omega$  or more of ESR, the closed-loop frequency response will cease to roll off in a simple one-pole fashion and poor load transient response or instability may occur. Multilayer ceramic chip capacitors typically have exceptional ESR performance. MLCCs combined with a tight board layout will result in very good stability. As the

value of  $C<sub>CPO</sub>$  controls the amount of output ripple, the value of  $CV_{BAT}$  controls the amount of ripple present at the input pin  $(V<sub>BAT</sub>)$ . The LTC3209-1/LTC3209-2 input current will be relatively constant while the charge pump is either in the input charging phase or the output charging phase but will drop to zero during the clock nonoverlap times. Since the nonoverlap time is small (~25ns), these missing "notches" will result in only a small perturbation on the input power supply line. Note that a higher ESR capacitor such as tantalum will have higher input noise due to the higher ESR. Therefore, ceramic capacitors are recommended for low ESR. Input noise can be further reduced by powering the LTC3209- 1/LTC3209-2 through a very small series inductor as shown in Figure 6. A 10nH inductor will reject the fast current notches, thereby presenting a nearly constant current load to the input power supply. For economy, the 10nH inductor can be fabricated on the PC board with about 1cm (0.4") of PC board trace.



**Figure 6. 10nH Inductor Used for Input Noise Reduction (Approximately 1cm of Board Trace)**

#### **Flying Capacitor Selection**

**Warning: Polarized capacitors such as tantalum or aluminum should never be used for the flying capacitors since their voltage can reverse upon start-up of the LTC3209-1/LTC3209-2. Ceramic capacitors should always be used for the flying capacitors.**

The flying capacitors control the strength of the charge pump. In order to achieve the rated output current it is necessary to have at least 1.6µF of capacitance for each of the flying capacitors. Capacitors of different materials lose their capacitance with higher temperature and voltage at different rates. For example, a ceramic capacitor made of X7R material will retain most of its capacitance from –40°C to 85°C whereas a Z5U or Y5V style capacitor will



### **APPLICATIONS INFORMATION**

lose considerable capacitance over that range. Z5U and Y5V capacitors may also have a very poor voltage coefficient causing them to lose 60% or more of their capacitance when the rated voltage is applied. Therefore, when comparing different capacitors, it is often more appropriate to compare the amount of achievable capacitance for a given case size rather than comparing the specified capacitance value. For example, over rated voltage and temperature conditions, a 1µF, 10V, Y5V ceramic capacitor in a 0603 case may not provide any more capacitance than a 0.22µF, 10V, X7R available in the same case. The capacitor manufacturer's data sheet should be consulted to determine what value of capacitor is needed to ensure minimum capacitances at all temperatures and voltages.

Table 1 shows a list of ceramic capacitor manufacturers and how to contact them:



#### **Table 1. Recommended Capacitor Vendors**

#### **Layout Considerations and Noise**

Due to the high switching frequency and the transient currents produced by the LTC3209-1/LTC3209-2, careful board layout is necessary. A true ground plane and short connections to all capacitors will improve performance and ensure proper regulation under all conditions.

The flying capacitor pins C1P, C2P, C1M and C2M will have high edge rate waveforms. The large dv/dt on these pins can couple energy capacitively to adjacent PCB runs. Magnetic fields can also be generated if the flying capacitors are not close to the LTC3209-1/LTC3209-2 (i.e., the loop area is large). To decouple capacitive energy transfer, a Faraday shield may be used. This is a grounded PCB trace between the sensitive node and the LTC3209-1/ LTC3209-2 pins. For a high quality AC ground, it should be returned to a solid ground plane that extends all the way to the LTC3209-1/LTC3209-2.

The following guidelines should be followed when designing a PCB layout for the LTC3209.

- The Exposed Pad should be soldered to a large copper plane that is connected to a solid, low impedance ground plane using plated, through-hole vias for proper heat sinking and noise protection.
- Input and output capacitors (C1 and C4) must be placed close to the part.
- The flying capacitors (C2 and C3) must be placed close to the part. The traces running from the pins to the capacitor pads should be as wide as possible.
- $V_{BAT}$ , CPO traces must be made wide to minimize inductance and handle the high currents.
- LED pads must be large and connected to other layers of metal to ensure proper heat sinking.



**Figure 7. PC Board Layout Example (LTC3209-1)**

### **APPLICATIONS INFORMATION**

#### **Power Efficiency**

To calculate the power efficiency (η) of a white LED driver chip, the LED power should be compared to the input power. The difference between these two numbers represents lost power whether it is in the charge pump or the current sources. Stated mathematically, the power efficiency is given by:

$$
\eta = \frac{P_{LED}}{P_{IN}}
$$

The efficiency of the LTC3209-1/LTC3209-2 depends upon the mode in which it is operating. Recall that the LTC3209-1/LTC3209-2 operates as a pass switch, connecting  $V_{BAT}$  to CPO, until dropout is detected at the  $I_{\text{LED}}$  pin. This feature provides the optimum efficiency available for a given input voltage and LED forward voltage. When it is operating as a switch, the efficiency is approximated by:

$$
\eta = \frac{P_{LED}}{P_{IN}} = \frac{(V_{LED} \cdot I_{LED})}{(V_{BAT} \cdot I_{BAT})} = \frac{V_{LED}}{V_{BAT}}
$$
 (1x Mode)

since the input current will be very close to the sum of the LED currents.

At moderate to high output power, the quiescent current of the LTC3209-1/LTC3209-2 is negligible and the expression above is valid.

Once dropout is detected at the LED pin, the LTC3209-1/ LTC3209-2 enables the charge pump in 1.5x mode.

In 1.5x boost mode, the efficiency is similar to that of a linear regulator with an effective input voltage of 1.5 times the actual input voltage. This is because the input current for a 1.5x charge pump is approximately 1.5 times the load current. In an ideal 1.5x charge pump, the power efficiency would be given by:

$$
\eta_{\mathsf{IDEAL}} = \frac{P_{\mathsf{LED}}}{P_{\mathsf{IN}}} = \frac{(\mathsf{V}_{\mathsf{LED}} \cdot \mathsf{I}_{\mathsf{LED}})}{(\mathsf{V}_{\mathsf{BAT}} \cdot (1.5) \cdot \mathsf{I}_{\mathsf{LED}})} = \frac{\mathsf{V}_{\mathsf{LED}}}{(1.5 \cdot \mathsf{V}_{\mathsf{BAT}})}
$$
\n(1.5x Mode)

Similarly, in 2x boost mode, the efficiency is similar to that of a linear regulator with an effective input voltage of 2 times the actual input voltage. In an ideal 2x charge pump, the power efficiency would be given by:

$$
\eta_{\mathsf{IDEAL}} = \frac{P_{\mathsf{LED}}}{P_{\mathsf{IN}}} = \frac{(\mathsf{V}_{\mathsf{LED}} \cdot \mathsf{I}_{\mathsf{LED}})}{(\mathsf{V}_{\mathsf{BAT}} \cdot (2) \cdot \mathsf{I}_{\mathsf{LED}})} = \frac{\mathsf{V}_{\mathsf{LED}}}{(2 \cdot \mathsf{V}_{\mathsf{BAT}})}
$$
\n(2x Mode)

#### **Thermal Management**

For higher input voltages and maximum output current, there can be substantial power dissipation in the LTC3209-1/LTC3209-2. If the junction temperature increases above approximately 150°C the thermal shutdown circuitry will automatically deactivate the output current sources and charge pump. To reduce maximum junction temperature, a good thermal connection to the PC board is recommended. Connecting the Exposed Pad to a ground plane and maintaining a solid ground plane under the device will reduce the thermal resistance of the package and PC board considerably.



### **PACKAGE DESCRIPTION**



**UF Package 20-Lead Plastic QFN (4mm** × **4mm)** (Reference LTC DWG # 05-08-1710)





NOTE:

1. DRAWING IS PROPOSED TO BE MADE A JEDEC PACKAGE OUTLINE MO-220

VARIATION (WGGD-1)—TO BE APPROVED 2. DRAWING NOT TO SCALE

- 
- 3. ALL DIMENSIONS ARE IN MILLIMETERS

4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE

 MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE 5. EXPOSED PAD SHALL BE SOLDER PLATED

6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION

ON THE TOP AND BOTTOM OF PACKAGE



# **TYPICAL APPLICATION**



#### **4 LED MAIN, 1 LED SUB, 400mA CAM LED Controller Plus Regulated Output**

### **RELATED PARTS**



ThinSOT is a trademark of Linear Technology Corporation.

