

Data Sheet

High Performance FSK/ASK Transceiver IC

ADF7020-1

FEATURES

Low power, low IF transceiver Frequency bands 135 MHz to 650 MHz, direct output 80 MHz to 325 MHz, divide-by-2 mode Data rates supported 0.15 kbps to 200 kbps, FSK 0.15 kbps to 64 kbps, ASK 2.3 V to 3.6 V power supply Programmable output power -20 dBm to +13 dBm in 63 steps Receiver sensitivity -119 dBm at 1 kbps, FSK, 315 MHz -114 dBm at 9.6 kbps, ASK, 315 MHz -111.8 dBm at 9.6 kbps, ASK, 315 MHz Low power consumption


17.6 mA in receive mode

21 mA in transmit mode (10 dBm output)

On-chip VCO and fractional-N PLL On-chip 7-bit ADC and temperature sensor Fully automatic frequency control loop (AFC) compensates for lower tolerance crystals Digital RSSI Integrated TRx switch Leakage current <1 μA in power-down mode

APPLICATIONS

Low cost wireless data transfer Wireless medical applications Remote control/security systems Wireless metering Keyless entry Home automation Process and building control



FUNCTIONAL BLOCK DIAGRAM

Rev. A

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2005-2018 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com

TABLE OF CONTENTS

Features
Applications1
Functional Block Diagram1
Revision History 2
General Description
Specifications
Timing Characteristics
Absolute Maximum Ratings10
ESD Caution10
Pin Configuration and Function Descriptions11
Typical Performance Characteristics
Frequency Synthesizer
Reference Input15
Choosing Channels for Best System Performance
Transmitter
RF Output Stage18
Modulation Schemes18
Receiver Section
RF Front End20
RSSI/AGC21
FSK Demodulators on the ADF7020-121
FSK Correlator/Demodulator21
Linear FSK Demodulator
AFC Section
Automatic Sync Word Recognition24
Applications
LNA/PA Matching25

REVISION HISTORY

1/2018—Rev. 0 to Rev. A	
Changed CP-48-3 to CP-48-5	Throughout
Changes to Figure 6 and Table 4	
Updated Outline Dimensions	
Changes to Ordering Guide	

12/2005—Revision 0: Initial Version

Transmit Protocol and Coding Considerations 2	26
Device Programming after Initial Power-Up 2	26
Interfacing to Microcontroller/DSP 2	26
Serial Interface 2	29
Readback Format 2	<u>29</u>
Register 0—N Register	30
Register 1—Oscillator/Filter Register	31
Register 2—Transmit Modulation Register (ASK/OOK Mode)3	32
Register 2—Transmit Modulation Register (FSK Mode) 3	33
Register 2—Transmit Modulation Register (GFSK/GOOK Mode)3	34
Register 3—Receiver Clock Register	35
Register 4—Demodulator Set-up Register	36
Register 5—Sync Byte Register 3	37
Register 6—Correlator/Demodulator Register	38
Register 7—Readback Set-up Register	39
Register 8—Power-Down Test Register 4	10
Register 9—AGC Register 4	11
Register 10—AGC 2 Register 4	12
Register 11—AFC Register 4	12
Register 12—Test Register 4	13
Register 13—Offset Removal and Signal Gain Register 4	14
Outline Dimensions 4	45
Ordering Guide 4	45

GENERAL DESCRIPTION

The ADF7020-1 is a low power, highly integrated FSK/GFSK/ ASK/OOK/GOOK transceiver designed for operation in the low UHF and VHF bands. The ADF7020-1 uses an external VCO inductor that allows users to set the operating frequency anywhere between 135 MHz and 650 MHz. Using the divideby-2 circuit allows users to operate the device as low as 80 MHz. The typical range of the VCO is about 10% of the operating frequency. A complete transceiver can be built using a small number of external discrete components, making the ADF7020-1 very suitable for price-sensitive and area-sensitive applications.

The transmit section contains a VCO and low noise fractional-N PLL with output resolution of <1 ppm. This frequency agile PLL allows the ADF7020-1 to be used in frequency-hopping spread spectrum (FHSS) systems. The VCO operates at twice the fundamental frequency to reduce spurious emissions and frequency pulling problems.

The transmitter output power is programmable in 63 steps from -20 dBm to +13 dBm. The transceiver RF frequency, channel spacing, and modulation are programmable using a simple 3-wire interface. The device operates with a power supply range of 2.3 V to 3.6 V and can be powered down when not in use.

A low IF architecture is used in the receiver (200 kHz), minimizing power consumption and the external component count and avoiding interference problems at low frequencies. The ADF7020-1 supports a wide variety of programmable features, including Rx linearity, sensitivity, and IF bandwidth, allowing the user to trade off receiver sensitivity and selectivity for current consumption, depending on the application. The receiver also features a patent-pending automatic frequency control (AFC) loop, allowing the PLL to compensate for frequency error in the incoming signal.

An on-chip ADC provides readback of an integrated temperature sensor, an external analog input, the battery voltage, or the RSSI signal, which provides savings on an ADC in some applications. The temperature sensor is accurate to $\pm 10^{\circ}$ C over the full operating temperature range of -40° C to $+85^{\circ}$ C. This accuracy can be improved by doing a 1-point calibration at room temperature and storing the result in memory.

SPECIFICATIONS

 $V_{DD} = 2.3 V$ to 3.6 V, GND = 0 V, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical specifications are at $V_{DD} = 3 V$, $T_A = 25^{\circ}$ C. All measurements are performed using the EVAL-ADF7020-1-DBX and PN9 data sequence, unless otherwise noted.

Parameter	Min	Тур	Max	Unit	Test Conditions
RF CHARACTERISTICS			-		
Frequency Ranges (Direct Output)	135		650	MHz	See Table 5 for VCO bias settings at differen frequencies
Frequency Ranges (Divide-by-2 Mode)	80		325	MHz	
VCO Frequency Range	1.1	1.2		Ratio	F _{MAX} /F _{MIN} , using VCO bias settings in Table 5
Phase Frequency Detector Frequency	RF/256		20.96	MHz	PFD must be less than direct output frequency/31
TRANSMISSION PARAMETERS					
Data Rate					
FSK/GFSK	0.15		200	kbps	
OOK/ASK	0.15		641	kbps	
OOK/ASK	0.3		100	kbaud	Using Manchester biphase-L encoding
Frequency Shift Keying					
GFSK/FSK Frequency Deviation ^{2, 3}	1		110	kHz	PFD = 3.625 MHz
	4.88		620	kHz	PFD = 20 MHz
Deviation Frequency Resolution	100			Hz	PFD = 3.625 MHz
Gaussian Filter BT		0.5			
Amplitude Shift Keying					
ASK Modulation Depth			30	dB	
OOK-PA Off Feedthrough		-50		dBm	
Transmit Power ⁴	-20		+13	dBm	$V_{DD} = 3.0 \text{ V}, T_A = 25^{\circ}\text{C}, FRF > 200 \text{ MHz}$
Transmit Power	-20		+11	dBm	$V_{DD} = 3.0 \text{ V}, T_A = 25^{\circ}\text{C}, FRF < 200 \text{ MHz}$
Transmit Power Variation vs. Temp.		±1		dB	From –40°C to +85°C
Transmit Power Variation vs. V_{DD}		±1		dB	From 2.3 V to 3.6 V at 315 MHz, $T_A = 25^{\circ}C$
Programmable Step Size					
–20 dBm to +13 dBm		0.3125		dB	See Figure 13 for how output power varies with PA setting
Integer Boundary		-55		dBc	50 kHz loop BW
Reference		-65		dBc	
Harmonics					
Second Harmonic		-27		dBc	Unfiltered conductive
Third Harmonic		-21		dBc	
All Other Harmonics		-35		dBc	
VCO Frequency Pulling, OOK Mode		30		kHz rms	DR = 9.6 kbps
Optimum PA Load Impedance⁵		79.4 + j64			FRF = 140 MHz
		109 + j64			FRF = 320 MHz
		40 + j47.5			FRF = 590 MHz

Data Sheet

Parameter	Min	Тур	Max	Unit	Test Conditions
RECEIVER PARAMETERS					
FSK/GFSK Input Sensitivity					At BER = $1E - 3$, FRF = 315 MHz,
					LNA and PA matched separately ⁶
Sensitivity at 1 kbps		-119.2		dBm	FDEV= 5 kHz, high sensitivity mode ⁷
Sensitivity at 9.6 kbps		-114.2		dBm	FDEV = 10 kHz, high sensitivity mode
OOK Input Sensitivity					At BER = 1E – 3, FRF = 315 MHz
Sensitivity at 1 kbps		-118.2		dBm	High sensitivity mode
Sensitivity at 9.6 kbps		-111.8		dBm	High sensitivity mode
LNA and Mixer, Input IP3 ⁷					
Enhanced Linearity Mode		6.8		dBm	Pin = -20 dBm, 2 CW interferers,
Low Current Mode		-3.2		dBm	FRF = 315 MHz, F1 = FRF + 3 MHz,
High Sensitivity Mode		-35		dBm	F2 = FRF + 6 MHz, maximum gain
Rx Spurious Emissions ⁸			-57	dBm	<1 GHz at antenna input
			-47	dBm	>1 GHz at antenna input
AFC					· ·
Pull-In Range		±50		kHz	IF_BW = 200 kHz
Response Time		48		Bits	Modulation index = 0.875
Accuracy		1		kHz	
CHANNEL FILTERING					
Adjacent Channel Rejection		27		dB	IF filter BW settings = 100 kHz, 150 kHz,
(Offset = $\pm 1 \times IF$ Filter BW		27		ab	200 kHz; desired signal 3 dB above the inpu
Setting)					sensitivity level; CW interferer power level
Second Adjacent Channel Rejection		50		dB	increased until BER = 10 ⁻³ ; image channel
(Offset = $\pm 2 \times IF$ Filter BW					excluded
Setting)					
Third Adjacent Channel Rejection		55		dB	
$(Offset = \pm 3 \times IF Filter BW$					
Setting)		25		٩Ŀ	
Image Channel Rejection		35		dB	Image at FRF – 400 kHz
CO-CHANNEL REJECTION		-2		dB	
Wideband Interference Rejection		70		dB	Swept from 100 MHz to 2 GHz, measured as channel rejection
BLOCKING					Desired signal 3 dB above the input sensitivity
		<i>c</i> 0		-10	level, CW interferer power level increased
±1 MHz		60		dB	until BER = 10^{-2}
±5 MHz		68		dB	
±10 MHz		65		dB	
±10 MHz (High Linearity Mode)		72		dB	
Saturation (Maximum Input Level)		12		dBm	FSK mode, BER = 10^{-3}
LNA Input Impedance		237 – j193		Ω	FRF = 130 MHz, RFIN to GND
		101.4 – j161.6		Ω	FRF = 310 MHz
		49.3 – j104.6		Ω	FRF = 610 MHz
RSSI				22	
Range at Input		-100 to -36		dBm	
Linearity		±2		dB	
-					
Absolute Accuracy		±3		dB	See the DSSI/ACC section
Response Time		150	1	μs	See the RSSI/AGC section

Parameter	Min	Тур	Max	Unit	Test Conditions
PHASE-LOCKED LOOP					
VCO Gain		40		MHz/V	433 MHz, VCO adjust = 0,
					VCO_BIAS_SETTING = 2
		35		MHz/V	315 MHz, VCO adjust = 0,
					VCO_BIAS_SETTING = 2
		16.5		MHz/V	135 MHz, VCO adjust = 0 ,
				-10 - /11-	$VCO_BIAS_SETTING = 1$
Phase Noise (In-Band)		-89		dBc/Hz	$PA = 0 \text{ dBm}, V_{DD} = 3.0 \text{ V}, PFD = 10 \text{ MHz},$ $FRF = 315 \text{ MHz}, VCO_BIAS_SETTING = 2$
Normalized In-Band Phase Noise		-198		dBc/Hz	
Floor ⁹		150		000/112	
Phase Noise (Out-of-Band)		-110		dBc/Hz	1 MHz offset
Residual FM		128		Hz	From 200 Hz to 20 kHz, FRF = 315 MHz
PLL Settling		40		μs	Measured for a 10 MHz frequency step to
					within 5 ppm accuracy, PFD = 20 MHz,
					LBW = 50 kHz
REFERENCE INPUT					
Crystal Reference	3.625		24	MHz	Must ensure PFD maximum is not exceeded
External Oscillator	3.625		24	MHz	
Load Capacitance		33		pF	Refer to the crystal's data sheet
Crystal Start-Up Time		2.1		ms	11.0592 MHz crystal, using 33 pF load capacitors
		1.0		ms	Using 16 pF load capacitors
Input Level		1.0		CMOS	See the Reference Input section
input Level				levels	See the helefence input section
ADC PARAMETERS					
INL		±1		LSB	From 2.3 V to 3.6 V, T _A = 25°C
DNL		±1		LSB	From 2.3 V to 3.6 V, $T_A = 25^{\circ}C$
TIMING INFORMATION					
Chip Enabled to Regulator Ready		10		μs	$C_{REG} = 100 \text{ nF}$
Chip Enabled to RSSI Ready		3.0		ms	See Table 13 for more details
Tx-to-Rx Turnaround Time		150 μs +			Time to synchronized data out, includes
		$(5 \times T_{BIT})$			AGC settling. See AGC Information and
					Timing section for more details.
LOGIC INPUTS	07.01			N	
Input High Voltage, V _{INH}	$0.7 \times V_{DD}$		0.2	V	
Input Low Voltage, V _{INL}			0.2 × V _{DD}	V	
Input Current, I _{INH} /I _{INL}			±1 10	μA	
Input Capacitance, C _{IN}			-	pF	
Control Clock Input LOGIC OUTPUTS			50	MHz	
	DV _{DD} - 0.4			v	I = 500 uA
Output High Voltage, V _{OH}	$Dv_{DD} = 0.4$		0.4	V	$I_{OH} = 500 \mu A$
Output Low Voltage, V _{OL} CLKOUT Rise/Fall			0.4 5		Ι _{ΟL} = 500 μΑ
CLKOUT Rise/Fail CLKOUT Load			5 10	ns pE	
	40			pF ℃	
TEMPERATURE RANGE—T _A	-40		+85	Ľ.	

Data Sheet

ADF7020-1

Parameter	Min	Тур	Max	Unit	Test Conditions
POWER SUPPLIES					
Voltage Supply					
V _{DD}	2.3		3.6	V	All V _{DD} pins must be tied together
Transmit Current Consumption					FRF = 315 MHz, V_{DD} = 3.0 V, PA is matched to 50 Ω
433 MHz, 0 dBm/5 dBm/10 dBm		13/16/21		mA	VCO_BIAS_SETTING = 2
Receive Current Consumption					
Low Current Mode		17.6		mA	VCO_BIAS_SETTING = 2
High Sensitivity Mode		20.1		mA	VCO_BIAS_SETTING = 2
Power-Down Mode					
Low Power Sleep Mode		0.1	1	μΑ	

¹ Higher data rates are achievable, depending on local regulations.

² For definition of frequency deviation, see the Register 2—Transmit Modulation Register (FSK Mode) section.

³ For definition of GFSK frequency deviation, see the Register 2—frammin Modulation Register (GFSK/GOOK Mode) section.
 ⁴ Measured as maximum unmodulated power. Output power varies with both supply and temperature.
 ⁵ For matching details, see the LNA/PA Matching section.

⁶ Sensitivity for combined matching network case is typically 2 dB less than separate matching networks. See Table 11 for sensitivity values at various data rates and frequencies.

 ⁷ See Table 6 for a description of different receiver modes.
 ⁸ Follow the matching and layout guidelines to achieve the relevant FCC/ETSI specifications.
 ⁹ This figure can be used to calculate the in-band phase noise for any operating frequency. Use the following equation to calculate the in-band phase noise performance as seen at the PA output: $-198 + 10 \log(\text{fPFD}) + 20 \log N$.

TIMING CHARACTERISTICS

 V_{DD} = 3 V ± 10%, VGND = 0 V, T_A = 25°C, unless otherwise noted. Guaranteed by design, but not production tested.

Table 2.	Table 2.								
Parameter	Limit at T _{MIN} to T _{MAX}	Unit	Test Conditions/Comments						
t ₁	<10	ns	SDATA-to-SCLK set-up time						
t ₂	<10	ns	SDATA-to-SCLK hold time						
t ₃	<25	ns	SCLK high duration						
t4	<25	ns	SCLK low duration						
t ₅	<10	ns	SCLK-to-SLE set-up time						
t ₆	<20	ns	SLE pulse width						
t ₈	<25	ns	SCLK-to-SREAD data valid, readback						
t9	<25	ns	SREAD hold time after SCLK, readback						
t ₁₀	<10	ns	SCLK-to-SLE disable time, readback						




Figure 2. Serial Interface Timing Diagram





Figure 3. Readback Timing Diagram



ABSOLUTE MAXIMUM RATINGS

 $T_A = 25^{\circ}C$, unless otherwise noted.

Table 3.

Parameter	Rating
V _{DD} to GND ¹	–0.3 V to +5 V
Analog I/O Voltage to GND	-0.3 V to AV _{DD} + 0.3 V
Digital I/O Voltage to GND	-0.3 V to DV _{DD} + 0.3 V
Operating Temperature Range	
Industrial (B Version)	–40°C to +85°C
Storage Temperature Range	–65°C to +125°C
Maximum Junction Temperature	150°C
MLF θ_{JA} Thermal Impedance	26°C/W
Reflow Soldering	
Peak Temperature	260°C
Time at Peak Temperature	40 sec

 1 GND = CPGND = RFGND = DGND = AGND = 0 V.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

This device is a high performance RF-integrated circuit with an ESD rating of <2 kV. It is ESD sensitive; proper precautions should be taken for handling and assembly.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Table 4. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	VCOIN	VCO Input Pin. The tuning voltage on this pin determines the output frequency of the voltage controlled oscillator (VCO). The higher the tuning voltage, the higher the output frequency.
2	CREG1	Regulator Voltage for PA Block. A 100 nF in parallel with a 5.1 pF capacitor should be placed between this pin and ground for regulator stability and noise rejection.
3	VDD1	Voltage Supply for PA Block. Decoupling capacitors of 0.1 μ F and 10 pF should be placed as close as possible to this pin. All V _{DD} pins should be tied together.
4	RFOUT	PA Output Pin. The modulated signal is available at this pin. Output power levels are from -20 dBm to +13 dBm. The output should be impedance matched to the desired load using suitable components. See the Transmitter section.
5	RFGND	Ground for Output Stage of Transmitter. All GND pins should be tied together.
6	RFIN	LNA Input for Receiver Section. Input matching is required between the antenna and the differential LNA input to ensure maximum power transfer. See the LNA/PA Matching section.
7	RFINB	Complementary LNA Input. See the LNA/PA Matching section.
8	R _{LNA}	External Bias Resistor for LNA. Optimum resistor is 1.1 k Ω with 5% tolerance.
9	VDD4	Voltage Supply for LNA/MIXER Block. This pin should be decoupled to ground with a 10 nF capacitor.
10	RSET	External Resistor to Set Charge Pump Current and Some Internal Bias Currents. Use 3.6 k Ω with 5% tolerance.
11	CREG4	Regulator Voltage for LNA/MIXER Block. A 100 nF capacitor should be placed between this pin and GND for regulator stability and noise rejection.
12	GND4	Ground for LNA/MIXER Block.
13 to 18	MIX/FILT	Signal Chain Test Pins. These pins are high impedance under normal conditions and should be left unconnected.
19, 22	GND4	Ground for LNA/MIXER Block.
20, 21, 23	FILT/TEST_A	Signal Chain Test Pins. These pins are high impedance under normal conditions and should be left unconnected.
24	CE	Chip Enable. Bringing CE low puts the ADF7020-1 into complete power-down. Register values are lost when CE is low, and the part must be reprogrammed once CE is brought high.
25	SLE	Load Enable, CMOS Input. When LE goes high, the data stored in the shift registers is loaded into one of the four latches. A latch is selected using the control bits.
26	SDATA	Serial Data Input. The serial data is loaded MSB first, with the 2 LSBs as the control bits. This pin is a high impedance CMOS input.

Pin No.	Mnemonic	Description
27	SREAD	Serial Data Output. This pin is used to feed readback data from the ADF7020-1 to the microcontroller. The SCLK input is used to clock each readback bit (AFC, ADC readback) from the SREAD pin.
28	SCLK	Serial Clock Input. This serial clock is used to clock in the serial data to the registers. The data is latched into the 24-bit shift register on the CLK rising edge. This pin is a digital CMOS input.
29	GND2	Ground for Digital Section.
30	ADCIN	Analog-to-Digital Converter Input. The internal 7-bit ADC can be accessed through this pin. Full scale is 0 to 1.9 V. Readback is made using the SREAD pin.
31	CREG2	Regulator Voltage for Digital Block. A 100 nF in parallel with a 5.1 pF capacitor should be placed between this pin and ground for regulator stability and noise rejection.
32	VDD2	Voltage Supply for Digital Block. A decoupling capacitor of 10 nF should be placed as close as possible to this pin.
33	INT/LOCK	Bidirectional Pin. In output mode (interrupt mode), the ADF7020-1 asserts the INT/LOCK pin when it has found a match for the preamble sequence. In input mode (lock mode), the microcontroller can be used to lock the demodulator threshold when a valid preamble has been detected. Once the threshold is locked, NRZ data can be reliably received. In this mode, a demodulator lock can be asserted with minimum delay.
34	DATA I/O	Transmit Data Input/Received Data Output. This is a digital pin and normal CMOS levels apply.
35	DATA CLK	Transmit/Receive Clock Pin. In receive mode, the pin outputs the synchronized data clock. The positive clock edge is matched to the center of the received data. In GFSK transmit mode, the pin outputs an accurate clock to latch the data from the microcontroller into the transmit section at the exact required data rate. See the Gaussian Frequency Shift Keying (GFSK) section.
36	CLKOUT	A Divided-Down Version of the Crystal Reference with Output Driver. The digital clock output can be used to drive several other CMOS inputs such as a microcontroller clock. The output has a 50:50 mark-space ratio.
37	MUXOUT	Multiplexer Output Pin. This pin provides the Lock_Detect signal, which is used to determine if the PLL is locked to the correct frequency. Other signals include Regulator_Ready, which is an indicator of the status of the serial interface regulator.
38	OSC2	Oscillator Output Pin. The reference crystal should be connected between this pin and OSC1. A TCXO reference can be used by driving this pin with CMOS levels and disabling the crystal oscillator.
39	OSC1	Oscillator Input Pin. The reference crystal should be connected between this pin and OSC2.
40	VDD3	Voltage Supply for the Charge Pump and PLL Dividers. This pin should be decoupled to ground with a 0.01 μF capacitor.
41	CREG3	Regulator Voltage for Charge Pump and PLL Dividers. A 100 nF in parallel with a 5.1 pF capacitor should be placed between this pin and ground for regulator stability and noise rejection.
42	CPOUT	Charge Pump Output. This output generates current pulses that are integrated in the loop filter. The integrated current changes the control voltage on the input to the VCO.
43	VDD	Voltage Supply for VCO Tank Circuit. This pin should be decoupled to ground with a 0.01 µF capacitor.
44, 46	L2, L1	External VCO Inductor Pins. A chip inductor should be connected across these pins to set the VCO operating frequency. See the Voltage Controlled Oscillator (VCO) section for details on choosing the appropriate value.
45, 47	GND, GND1	Grounds for VCO Block.
48	CVCO	VCO Noise Compensation Node. A 22 nF capacitor should be placed between this pin and CREG1 to reduce VCO noise.
EP	EPAD	Exposed Pad. Connect the exposed pad to GND.

05669-01

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 7. Phase Noise Response at 315 MHz, V_{DD} = 3.0 V, ICP = 1.5 mA





Figure 8. Output Spectrum in FSK and GFSK Modulation






Figure 10. Harmonic Response, RF_{OUT} Matched to 50 Ω , No Filter







Figure 11. Harmonic Response, Murata Dielectric Filter





Rev. A | Page 13 of 45

5669-016







Figure 14. Wideband Interference Rejection. Wanted Signal (880 MHz) at 3 dB above Sensitivity Point Interferer = FM Jammer (9.76 kbps, 10k Deviation)






Figure 16. Sensitivity vs. V_{DD} and Temperature, RF = 315 MHz, DR = 1 kBPS, Correlator Demod




Figure 17. BER vs. Data-Rate (Combined Matching Network) Separate LNA and PA Matching Paths Typically Improve Performance by 2 dB




Figure 18. Sensitivity vs. Frequency Error with AFC On/Off

FREQUENCY SYNTHESIZER

REFERENCE INPUT

The on-board crystal oscillator circuitry (see Figure 19) can use an inexpensive quartz crystal as the PLL reference. The oscillator circuit is enabled by setting R1_DB12 high. It is enabled by default on power-up and is disabled by bringing CE low. Errors in the crystal can be corrected using the automatic frequency control (see the AFC Section) feature or by adjusting the fractional-N value (see the N Counter section). A single-ended reference (TCXO, CXO) can also be used. The CMOS levels should be applied to OSC2 with R1_DB12 set low.





Figure 19. Oscillator Circuit on the ADF7020-1

Two parallel resonant capacitors are required for oscillation at the correct frequency; their values are dependent on the crystal specification. They should be chosen so that the series value of capacitance added to the PCB track capacitance adds up to the load capacitance of the crystal, usually 20 pF. Track capacitance values vary from 2 pF to 5 pF, depending on board layout. Where possible, choose capacitors that have a very low temperature coefficient to ensure stable frequency operation over all conditions.

CLKOUT Divider and Buffer

The CLKOUT circuit takes the reference clock signal from the oscillator section (see Figure 19) and supplies a divided-down 50:50 mark-space signal to the CLKOUT pin. An even divide from 2 to 30 is available. This divide number is set in R1_DB (8:11). On power-up, the CLKOUT defaults to the divide-by-8 block.



To disable CLKOUT, set the divide number to 0. The output buffer can drive up to a 20 pF load with a 10% rise time at 4.8 MHz. Faster edges can result in some spurious feedthrough to the output. A small series resistor (50 Ω) can be used to slow the clock edges to reduce these spurs at F_{CLK}.

R Counter

The 3-bit R counter divides the reference input frequency by an integer from 1 to 7. The divided-down signal is presented as the reference clock to the phase frequency detector (PFD). The divide ratio is set in Register 1. Maximizing the PFD frequency reduces the N value. This reduces the noise multiplied at a rate of 20 log(N) to the output, as well as reducing occurrences of spurious components. The R Register defaults to R = 1 on power-up:

PFD [Hz] = XTAL/R

MUXOUT and Lock Detect

The MUXOUT pin allows the user to access various digital points in the ADF7020-1. The state of MUXOUT is controlled by Bits R0_DB (29:31).

Regulator Ready

Regulator ready is the default setting on MUXOUT after the transceiver has been powered up. The power-up time of the regulator is typically 50 μ s. Because the serial interface is powered from the regulator, the regulator must be at its nominal voltage before the ADF7020-1 can be programmed. The status of the regulator can be monitored at MUXOUT. When the regulator ready signal on MUXOUT is high, programming of the ADF7020-1 can begin.




Figure 21. MUXOUT Circuit

Digital Lock Detect

Digital lock detect is active high. The lock detect circuit is located at the PFD. When the phase error on five consecutive cycles is less than 15 ns, lock detect is set high. Lock detect remains high until 25 ns phase error is detected at the PFD. Because no external components are needed for digital lock detect, it is more widely used than analog lock detect.

Analog Lock Detect

This N-channel, open-drain lock detect should be operated with an external pull-up resistor of 10 k Ω nominal. When a lock has been detected, this output is high with narrow low-going pulses.

Voltage Regulators

The ADF7020-1 contains four regulators to supply stable voltages to the part. The nominal regulator voltage is 2.3 V. Each regulator should have a 100 nF capacitor connected between CREG and GND. When CE is high, the regulators and other associated circuitry are powered on, drawing a total supply current of 2 mA. Bringing the chip-enable pin low disables the regulators, reduces the supply current to less than 1 μ A, and erases all values held in the registers. The serial interface operates from a regulator supply; therefore, to write to the part, the user must have CE high and the regulator voltage must be stabilized. Regulator status (CREG4) can be monitored using the regulator ready signal from muxout.

Loop Filter

The loop filter integrates the current pulses from the charge pump to form a voltage that tunes the output of the VCO to the desired frequency. It also attenuates spurious levels generated by the PLL. A typical loop-filter design is shown in Figure 22.




Figure 22. Typical Loop-Filter Configuration

5669-022

In FSK, the loop should be designed so that the loop bandwidth (LBW) is approximately 5 times the data rate. Widening the LBW excessively reduces the time spent jumping between frequencies, but can cause insufficient spurious attenuation.

For ASK systems, a wider LBW is recommended. The sudden large transition between two power levels might result in VCO pulling and can cause a wider output spectrum than is desired. By widening the LBW to more than 10 times the data rate, the amount of VCO pulling is reduced, because the loop settles quickly back to the correct frequency. The wider LBW might restrict the output power and data rate of ASK-based systems more than it would that of FSK-based systems.

Narrow-loop bandwidths can result in the loop taking long periods of time to attain lock. Careful design of the loop filter is critical to obtaining accurate FSK/GFSK modulation. For GFSK, it is recommended that an LBW of 2.0 to 2.5 times the data rate be used to ensure that sufficient samples are taken of the input data while filtering system noise. The free design tool ADIsimPLL can be used to design loop filters for the ADF7020-1.

N Counter

The feedback divider in the ADF7020-1 PLL consists of an 8-bit integer counter and a 15-bit Σ - Δ fractional-N divider. The integer counter is the standard pulse-swallow type common in PLLs. This sets the minimum integer divide value to 31. The fractional divide value gives very fine resolution at the output, where the output frequency of the PLL is calculated as

$$F_{OUT} = \frac{XTAL}{R} \times (Integer - N + \frac{Fractional - N}{2^{15}})$$




Figure 23. Fractional-N PLL

The combination of the integer-N (maximum = 255) and the fractional-N (maximum = 16,383/16,384) give a maximum N divider of 255 + 1. Therefore, the minimum usable PFD is

 PFD_{MIN} [Hz] = Maximum Required Output Frequency/(255 + 1)

For example, when operating at 620 MHz, $\ensuremath{\text{PFD}_{\text{MIN}}}$ equals 2.42 MHz.

Voltage Controlled Oscillator (VCO)

The ADF7020-1 features an on-chip VCO with external tank inductor, which is used to set the frequency range. The center frequency of the VCO is set by the internal varactor capacitance and the combined inductance of the external chip inductor, bond wire, and PCB track. A plot of VCO operating range vs. total external inductance (chip inductor + PCB track) is shown in Figure 24. The inductance for a PCB track using FR4 material is approximately 0.57 nH/mm. This should be subtracted from the total value to determine the correct chip inductor value.

An additional frequency divide-by-2 block is included to allow operation from 80 MHz to 325 MHz. To enable the divide-by-2 block, set R1_DB13 to 1.

Data Sheet

The VCO can be recentered, depending on the required frequency of operation, by programming the VCO adjust bits R1_DB (20:21).

The VCO is enabled as part of the PLL by the PLL-enable bit, R0_DB28.

The VCO needs an external 22 nF between the VCO and the regulator to reduce internal noise.




Figure 24. External Inductance vs. Frequency

VCO Bias Current

VCO bias current can be adjusted using Bits R1_DB19 to R1_DB16. To minimize current consumption, the bias current setting should be as indicated in Table 5.

Table 5. Recommended	VCO	Bias Currents
----------------------	-----	----------------------

Direct Frequency Output (f)	VCO Bias R1_DB(19:16)
f < 200 MHz	0001
200 MHz < f < 450 MHz	0010
f > 450 MHz	0011




Figure 25. Voltage Controlled Oscillator (VCO)

CHOOSING CHANNELS FOR BEST SYSTEM PERFORMANCE

The fractional-N PLL allows the selection of any channel within 80 MHz to 650 MHz to a resolution of <300 Hz. This also facilitates frequency-hopping systems.

Careful selection of the RF transmit channels must be made to achieve best spurious performance. The architecture of fractional-N results in some level of the nearest integer channel moving through the loop to the RF output. These beat-note spurs are not attenuated by the loop if the desired RF channel and the nearest integer channel are separated by a frequency of less than the LBW.

The occurrence of beat-note spurs is rare, because the integer frequencies are at multiples of the reference, which is typically >10 MHz.

The amplitude of beat-note spurs can be significantly reduced by using the frequency doubler to avoid very small or very large values in the fractional register. By having a channel 1 MHz away from an integer frequency, a 100 kHz loop filter can reduce the level to <-45 dBc.

TRANSMITTER rf output stage

The PA of the ADF7020-1 is based on a single-ended, controlled current, open-drain amplifier that has been designed to deliver up to 13 dBm into a 50 Ω load at a maximum frequency of 650 MHz.

The PA output current and, consequently, the output power are programmable over a wide range. The PA configurations in FSK/GFSK and ASK/OOK modulation modes are shown in Figure 26 and Figure 27, respectively. In FSK/GFSK modulation mode, the output power is independent of the state of the DATA_IO pin. In ASK/OOK modulation mode, it is dependent on the state of the DATA_IO pin and Bit R2_DB29, which selects the polarity of the TxData input. For each transmission mode, the output power can be adjusted as follows:

- FSK/GFSK: The output power is set using bits R2_DB (9:14).
- ASK: The output power for the inactive state of the TxData input is set by Bits R2_DB (15:20). The output power for the active state of the TxData input is set by Bits R2_DB (9:14).
- OOK: The output power for the active state of the TxData input is set by Bits R2_DB (9:14). The PA is muted when the TxData input is inactive.




Figure 27. PA Configuration in ASK/OOK Mode

The PA is equipped with overvoltage protection, which makes it robust in severely mismatched conditions. Depending on the application, users can design a matching network for the PA to exhibit optimum efficiency at the desired radiated output power level for a wide range of different antennas, such as loop or monopole antennas. See the LNA/PA Matching section for details.

PA Bias Currents

Control Bits R2_DB (30:31) facilitate an adjustment of the PA bias current to further extend the output power control range, if necessary. If this feature is not required, the default value of 9 μ A is recommended. The output stage is powered down by resetting Bit R2_DB4. To reduce the level of undesired spurious emissions, the PA can be muted during the PLL lock phase by toggling this bit.


MODULATION SCHEMES Frequency Shift Keying (FSK)

Frequency shift keying is implemented by setting the N value for the center frequency and then toggling this with the TxData line. The deviation from the center frequency is set using Bits R2_DB (15:23). The deviation from the center frequency in hertz is

$$FSK_{DEVIATION}[Hz] = \frac{PFD \times ModulationNumber}{2^{14}}$$

where *Modulation Number* is a number from 1 to 511 (R2_DB (15:23)).

Select FSK using Bits R2_DB (6:8).



Gaussian Frequency Shift Keying (GFSK)

Gaussian frequency shift keying reduces the bandwidth occupied by the transmitted spectrum by digitally prefiltering the TxData. A TxCLK output line is provided from the ADF7020-1 for synchronization of TxData from the microcontroller. The TxCLK line can be connected to the clock input of a shift register that clocks data to the transmitter at the exact data rate.

Setting Up the ADF7020-1 for GFSK

To set up the frequency deviation, set the PFD and the modulator control bits according to the following equation:

$$GFSK_{DEVIATION} [Hz] = \frac{PFD \times 2^m}{2^{12}}$$

where *m* is GFSK_MOD_CONTROL set using R2_DB (24:26).

To set up the GFSK data rate, set the PFD and the modulator control bits according to the following equation:

$$DR[bps] = \frac{PFD}{DIVIDER_FACTOR \times INDEX_COUNTER}$$

where DIVIDER_FACTOR and INDEX_COUNTER are programmed in Bits R2_DB (15:21) and R2_DB (27:28), respectively. For further information, see the Using GFSK on the ADF7010 section in the EVAL-ADF7010EB1 data sheet.

Amplitude Shift Keying (ASK)

Amplitude shift keying is implemented by switching the output stage between two discrete power levels. This is accomplished by toggling the DAC, which controls the output level between two 6-bit values set up in Register 2. A 0 TxData bit sends Bits R2_DB (15:20) to the DAC. A high TxData bit sends Bits R2_DB (9:14) to the DAC. A maximum modulation depth of 30 dB is possible.

On-Off Keying (OOK)

On-off keying is implemented by switching the output stage to a certain power level for a high TxData bit and switching the output stage off for a low TxData bit. For OOK, the transmitted power for a high input is programmed using Bits R2_DB (9:14).

Gaussian On-Off Keying (GOOK)

Gaussian on-off keying represents a prefiltered form of OOK modulation. The usually sharp symbol transitions are replaced with smooth Gaussian filtered transitions, the result being a reduction in frequency pulling of the VCO. Frequency pulling of the VCO in OOK mode can lead to a wider than desired BW, especially if it is not possible to increase the loop-filter BW > 300 kHz. The GOOK sampling clock samples data at the data rate. (See the Setting Up the ADF7020-1 for GFSK section.)

RECEIVER SECTION RF FRONT END

The ADF7020-1 is based on a fully integrated, low IF receiver architecture. The low IF architecture facilitates a very low external component count and does not suffer from power-lineinduced interference problems.

Figure 29 shows the structure of the receiver front end. The many programming options allow users to trade off sensitivity, linearity, and current consumption for each other in the most suitable way for their applications. To achieve a high level of resilience against spurious reception, the LNA features a differential input. Switch SW2 shorts the LNA input when transmit mode is selected (R0_DB27 = 0). This feature facilitates the design of a combined LNA/PA matching network, avoiding the need for an external Rx/Tx switch. See the LNA/PA Matching section for details on the design of the matching network.




Figure 29. ADF7020-1 RF Front End

The LNA is followed by a quadrature down conversion mixer, which converts the RF signal to the IF frequency of 200 kHz. It is important to consider that the output frequency of the synthesizer must be programmed to a value 200 kHz below the center frequency of the received channel.

Table 6. LNA/Mixer Modes

The LNA has two basic operating modes: high gain/low noise mode and low gain/low power mode. To switch between these two modes, use the LNA_mode bit, R6_DB15. The mixer is also configurable between a low current and an enhanced linearity mode using the mixer_linearity bit, R6_DB18.

Based on the specific sensitivity and linearity requirements of the application, it is recommended to adjust control bits LNA_mode (R6_DB15) and mixer_linearity (R6_DB18) as outlined in Table 6.

The gain of the LNA is configured by the LNA_gain field, R9_DB (20:21), and can be set by either the user or the automatic gain control (AGC) logic.

IF Filter Settings/Calibration


Out-of-band interference is rejected by means of a fourth-order Butterworth polyphase IF filter centered around a frequency of 200 kHz. The bandwidth of the IF filter can be programmed between 100 kHz and 200 kHz by means of Control Bits R1_DB (22:23); it should be chosen as a compromise between interference rejection, attenuation of the desired signal, and the AFC pull-in range.


To compensate for manufacturing tolerances, the IF filter should be calibrated once after power-up. The IF filter calibration logic requires that the IF filter divider in Bits R6_DB (20:28) be set dependent on the crystal frequency. Once initiated by setting Bit R6_DB19, the calibration is performed automatically without any user intervention. The calibration time is 200 µs, during which the ADF7020-1 should not be accessed. It is important not to initiate the calibration cycle before the crystal oscillator has fully settled. If the AGC loop is disabled, the gain of IF filter can be set to three levels using the filter_gain field, R9_DB (22:23). The filter gain is adjusted automatically, if the AGC loop is enabled.

Receiver Mode	LNA Mode (R6_DB15)	LNA Gain Value R9_DB (21:20)	Mixer Linearity (R6_DB18)	Sensitivity (DR = 9.6 kbps, f _{DEV} = 10 kHz)	Rx Current Consumption (mA)	Input IP3 (dBm)
High Sensitivity Mode (default)	0	30	0	-112.5	20.1	-35
RxMode2	1	10	0	-105.8	19.0	-15.9
Low Current Mode	1	3	0	-92.2	17.6	-3.2
Enhanced Linearity Mode	1	3	1	-102.5	17.6	+6.8
RxMode5	1	10	1	-99	19.0	-8.25
RxMode6	0	30	1	-105	20.1	-28.8

RSSI/AGC

The RSSI is implemented as a successive compression log amp following the base-band channel filtering. The log amp achieves ± 3 dB log linearity. It also doubles as a limiter to convert the signal-to-digital levels for the FSK demodulator. The RSSI itself is used for amplitude shift keying (ASK) demodulation. In ASK mode, extra digital filtering is performed on the RSSI value. Offset correction is achieved using a switched capacitor integrator in feedback around the log amp. This uses the BB offset clock divide. The RSSI level is converted for user readback and digitally controlled AGC by an 80-level (7-bit) flash ADC. This level can be converted to input power in dBm.





RSSI Thresholds

When the RSSI is above AGC_HIGH_THRESHOLD, the gain is reduced. When the RSSI is below AGC_LOW_THRESHOLD, the gain is increased. A delay (AGC_DELAY) is programmed to allow for settling of the loop. The user programs the two threshold values (recommended defaults, 30 and 70) and the delay (default, 10). The default AGC set-up values should be adequate for most applications. The threshold values must be more than 30 settings apart for the AGC to operate correctly.

Offset Correction Clock

In Register 3, the user should set the BB offset clock divide bits R3_DB (4:5) to give an offset clock between 1 MHz and 2 MHz, where:

BBOS_CLK (Hz) = XTAL/(BBOS_CLK_DIVIDE)

BBOS_CLK_DIVIDE can be set to 4, 8, or 16.

AGC Information and Timing

AGC is selected by default, and operates by selecting the appropriate LNA and filter gain settings for the measured RSSI level. It is possible to disable AGC by writing to Register 9 if you want to enter one of the modes listed in Table 6, for example. The time for the AGC circuit to settle and hence the time it takes to take an accurate RSSI measurement is typically 150 μ s, although this depends on how many gain settings the AGC loop waits for a programmed time to allow transients to settle. This wait time can be adjusted to speed up this settling by adjusting the appropriate parameters.

$$AGC_Wait_Time = \frac{AGC_DELAY \times SEQ_CLK_DIVIDE}{XTAL}$$

AGC Settling = *AGC_Wait_Time* × *Number of Gain Changes*

Thus, in the worst case, if the AGC loop has to go through all five gain changes, AGC delay = 10, and SEQ_CLK = 200 kHz, then AGC settling = $10 \times 5 \ \mu s \times 5 = 250 \ \mu s$. Minimum AGC_Wait_Time must be at least 25 μs .

RSSI Formula (Converting to dBm)

Input_Power [dBm] = -120 dBm + (*Readback_Code* + *Gain_Mode_Correction*) × 0.5

where:

Readback_Code is given by Bits RV7 to RV1 in the readback register (see Readback Format section).

Gain_Mode_Correction is given by the values in Table 7. LNA gain and filter gain (LG2/LG1, FG2/FG1) are also obtained from the readback register.

Table 7. Gain Mode Correction

LNA Gain (LG2, LG1)	Filter Gain (FG2, FG1)	Gain Mode Correction						
H (1, 1)	H (1, 0)	0						
M (1, 0)	H (1, 0)	24						
M (1, 0)	M (0, 1)	45						
M (1, 0)	L (0, 0)	63						
L (0, 1)	L (0, 0)	90						
EL (0, 0)	L (0, 0)	105						

An additional factor should be introduced to account for losses in the front-end matching network/antenna.

FSK DEMODULATORS ON THE ADF7020-1

The two FSK demodulators on the ADF7020-1 are

- FSK correlator/demodulator
- Linear demodulator

Select these using the demodulator select bits, R4_DB (4:5).

FSK CORRELATOR/DEMODULATOR

The quadrature outputs of the IF filter are first limited and then fed to a pair of digital frequency correlators that perform bandpass filtering of the binary FSK frequencies at (IF + F_{DEV}) and (IF - F_{DEV}). Data is recovered by comparing the output levels from each of the two correlators. The performance of this frequency discriminator approximates that of a matched filter detector, which is known to provide optimum detection in the presence of AWGN.




Figure 31. FSK Correlator/Demodulator Block Diagram

Postdemodulator Filter

A second-order digital low-pass filter removes excess noise from the demodulated bit stream at the output of the discriminator. The bandwidth of this postdemodulator filter is programmable and must be optimized for the user's data rate. If the bandwidth is set too narrow, performance is degraded due to intersymbol interference (ISI). If the bandwidth is set too wide, excess noise degrades the receiver's performance. Typically, the 3 dB bandwidth of this filter is set at approximately 0.75 times the user's data rate, using Bits R4_DB (6:15).

Bit Slicer

The received data is recovered by the threshold detecting the output of the postdemodulator low-pass filter. In the correlator/ demodulator, the binary output signal levels of the frequency discriminator are always centered on zero. Therefore, the slicer threshold level can be fixed at zero, and the demodulator performance is independent of the run-length constraints of the transmit data bit stream. This results in robust data recovery, which does not suffer from the classic baseline wander problems that exist in the more traditional FSK demodulators.

Frequency errors are removed by an internal AFC loop that measures the average IF frequency at the limiter output and applies a frequency correction value to the fractional-N synthesizer. This loop should be activated when the frequency errors are greater than approximately 40% of the transmit frequency deviation (see the AFC Section).

Data Synchronizer

An oversampled digital PLL is used to resynchronize the received bit stream to a local clock. The oversampled clock rate of the PLL (CDR_CLK) must be set at 32 times the data rate. See the notes for the Register 3—Receiver Clock Register section for a definition of how to program the various on-chip clocks. The clock recovery PLL can accommodate frequency errors of up to ±2%.

FSK Correlator Register Settings

To enable the FSK correlator/demodulator, Bits R4_DB (5:4) should be set to [01]. To achieve best performance, the bandwidth of the FSK correlator must be optimized for the specific deviation frequency that is used by the FSK transmitter.

The discriminator BW is controlled in Register 6 by R6_DB (4:13) and is defined as

Discriminator $_BW = (DEMOD _ CLK \times K) / (800 \times 10^3)$

where:

Downloaded from Arrow.com.

DEMOD_CLK is as defined in the Register 3—Receiver Clock Register section, Note 2.

K = round(200e3/FSK deviation)

To optimize the coefficients of the FSK correlator, two additional bits, R6_DB14 and R6_DB29, must be assigned. The value of these bits depends on whether K (as defined above) is odd or even. These bits are assigned according to the conditions listed in Table 8 and Table 9.

Table 8. When K Is Even

К	K/2	R6_DB14	R6_DB29
Even	Even	0	0
Even	Odd	0	1

Table 9. When K Is Odd

К	(K + 1)/2	R6_DB14	R6_DB29
Odd	Even	1	0
Odd	Odd	1	1

Postdemodulator Bandwidth Register Settings

The 3 dB bandwidth of the postdemodulator filter is controlled by Bits R4_ DB (6:15) and is given by

$$Post_Demod_BW_Setting = \frac{2^{10} \times 2\pi \times F_{CUTOFF}}{DEMOD_CLK}$$

where F_{CUTOFF} is the target 3 dB bandwidth in hertz of the postdemodulator filter. This should typically be set to 0.75 times the data rate (DR).

Some sample settings for the FSK correlator/demodulator are

 $DEMOD_CLK = 5 \text{ MHz}$ DR = 9.6 kbps $F_{DEV} = 20 \text{ kHz}$

Therefore

 $F_{CUTOFF} = 0.75 \times 9.6 \times 10^3 \text{ Hz}$ $Post_Demod_BW = 2^{11} \pi 7.2 \times 10^3 \text{ Hz}/(5 \text{ MHz})$ $Post_Demod_BW = Round(9.26) = 9$

and

K = Round(200 kHz)/20 kHz) = 10Discriminator_BW = (5 MHz × 10)/(800 × 10³) = 62.5 = 63 (rounded to nearest integer)

Table 10. Register Settings

	0 -	
Setting Name	Register Address	Value
Post_Demod_BW	R4_DB (6:15)	0x09
Discriminator_BW	R6_DB (4:13)	0x3F
Dot Product	R6_DB14	0
Rx Data Invert	R6_DB29	1

LINEAR FSK DEMODULATOR

Figure 32 shows a block diagram of the linear FSK demodulator.




Figure 32. Block Diagram of Frequency Measurement System and ASK/OOK/Linear FSK Demodulator

This method of frequency demodulation is useful when very short preamble length is required and the system protocol cannot support the overhead of the settling time of the internal feedback AFC loop settling.

A digital frequency discriminator provides an output signal that is linearly proportional to the frequency of the limiter outputs. The discriminator output is then filtered and averaged using a combined averaging filter and envelope detector. The demodulated FSK data is recovered by comparing the filter output with its average value, as shown in Figure 32. In this mode, the slicer output shown in Figure 32 is routed to the data synchronizer PLL for clock synchronization. To enable the linear FSK demodulator, set Bits R4_DB (4:5) to [00].

The 3 dB bandwidth of the postdemodulation filter is set in the same way as the FSK correlator/demodulator, which is set in R4_DB (6:15) and is defined as

$$Post_Demod_BW_Setting = \frac{2^{10} \times 2\pi \times F_{CUTOFF}}{DEMOD CLK}$$

where:

F_{CUTOFF} is the target 3 dB bandwidth in hertz of the postdemodulator filter. DEMOD_CLK is as defined in the Register 3—Receiver Clock Register section, Note 2.

ASK/OOK Operation

ASK/OOK demodulation is activated by setting Bits R4_DB (4:5) to [10].

ASK/OOK demodulation is performed by digitally filtering the RSSI output, and then comparing the filter output with its average value in a similar manner to FSK demodulation. The bandwidth of the digital filter must be optimized to remove any excess noise without causing ISI in the received ASK/OOK signal.

The 3 dB bandwidth of this filter is typically set at approximately 0.75 times the user data rate and is assigned by R4 _DB (6:15) as

$$Post_Demod_BW_Setting = \frac{2^{10} \times 2\pi \times F_{CUTOFF}}{DEMOD_CLK}$$

where F_{CUTOFF} is the target 3 dB bandwidth in hertz of the

postdemodulator filter.

It is also recommended to use Manchester encoding in ASK/OOK mode to ensure the data run length limit (RLL) is 2 bits. If a longer RLL, up to a maximum of 4 bits, is required, users should disable the extra-low gain setting by writing 0x3C00C to the test mode register.

AFC SECTION

The ADF7020-1 supports a real-time AFC loop, which is used to remove frequency errors that can arise due to mismatches between the transmit and receive crystals. The AFC loop uses the frequency discriminator block as described in the Linear FSK Demodulator section (see Figure 32). The discriminator output is filtered and averaged to remove the FSK frequency modulation using a combined averaging filter and envelope detector. In FSK mode, the output of the envelope detector provides an estimate of the average IF frequency. Two methods of AFC, external and internal, are supported on the ADF7020-1 (in FSK mode only).

External AFC

The user reads back the frequency information through the ADF7020-1 serial port and applies a frequency correction value to the fractional-N synthesizer's N divider.

The frequency information is obtained by reading the 16-bit signed AFC_readback, as described in the Readback Format section, and applying the following formula:

 $FREQ_RB$ [Hz] = (AFC_READBACK × DEMOD_CLK)/2¹⁵

Note that while the AFC_READBACK value is a signed number, under normal operating conditions it is positive. In the absence of frequency errors, the FREQ_RB value is equal to the IF frequency of 200 kHz.

Internal AFC

The ADF7020-1 supports a real-time internal automatic frequency control loop. In this mode, an internal control loop automatically monitors the frequency error and adjusts the synthesizer N divider using an internal PI control loop.

The internal AFC control loop parameters are controlled in Register 11. The internal AFC loop is activated by setting R11_DB20 to 1. A scaling coefficient must also be entered, based on the crystal frequency in use. This is set up in R11_DB (4:19) and should be calculated using

 $AFC_Scaling_Coefficient = (500 \times 2^{24})/XTAL$

Therefore, using a 10 MHz XTAL yields an AFC scaling coefficient of 839.

AFC Performance

The improved sensitivity performance of the Rx when AFC is enabled and in the presence of frequency errors is shown in Figure 18. The maximum AFC pull-in range is ± 50 kHz, which corresponds to ± 58 ppm at 868 MHz. This is the total error tolerance allowed in the link. For example, in a point-to-point

system, AFC can compensate for two ± 29 ppm crystals or one ± 50 ppm crystal and one ± 8 ppm TCXO.

AFC settling typically takes 48 bits to settle within ± 1 kHz. This can be improved by increasing the postdemodulator bandwidth in Register 4 at the expense of Rx sensitivity.

When AFC errors have been removed using either the internal or external AFC, further improvement in the receiver's sensitivity can be obtained by reducing the IF filter bandwidth using Bits R1_DB (22:23).

AUTOMATIC SYNC WORD RECOGNITION

The ADF7020-1 also supports automatic detection of the sync or ID fields. To activate this mode, the sync (or ID) word must be preprogrammed in the ADF7020-1. In receive mode, this preprogrammed word is compared to the received bit stream, and the external pin INT/LOCK is asserted by the ADF7020-1 when a valid match is identified. This feature can be used to alert the microprocessor that a valid channel has been detected. It relaxes the computational requirements of the microprocessor and reduces the overall power consumption. The INT/LOCK is automatically deasserted again after nine data clock cycles.

The automatic sync/ID word detection feature is enabled by selecting Demodulator Mode 2 or 3 in the demodulator set-up register. Do this by setting R4_DB (25:23) = [010] or [011]. Bits R5_DB (4:5) are used to set the length of the sync/ID word, which can be 12, 16, 20, or 24 bits long. The transmitter must transmit the MSB of the sync byte first and the LSB last to ensure proper alignment in the receiver sync byte detection hardware.

For systems using FEC, an error tolerance parameter can also be programmed that accepts a valid match when up to three bits of the word are incorrect. The error tolerance value is assigned in R5_DB (6:7).

Table 11. Sensitivity Values for Varying RF Frequency and Data Rates

Frequency	Data Rate (NRZ)	Deviation in FSK Mode	FSK Sensitivity at BER = 1E-3, Correlator Demodulator	FSK Sensitivity at BER = 1E-3, Linear Demodulator	ASK Sensitivity at BER = 1E-3		
135 MHz	9.6 kbps	±10 kHz	–113.2 dBm	–106.2 dBm	-110.8		
135 MHz	1.0 kbps	±5 kHz	–119.5 dBm	–109.2 dBm	–116.8 dBm		
315 MHz	9.6 kbps	±10 kHz	–114.2 dBm	–108.0 dBm	–111.8 dBm		
315 MHz	1.0 kbps	±5 kHz	–120 dBm	–110.1 dBm	–118 dBm		
610 MHz	9.6 kbps	±10 kHz	–113.2 dBm	–107.0 dBm	–110.5 dBm		
610 MHz	1.0 kbps	±5 kHz	–119.8 dBm	–109.0 dBm	–116.8 dBm		

APPLICATIONS LNA/PA MATCHING

The ADF7020-1 exhibits optimum performance in terms of sensitivity, transmit power, and current consumption only if its RF input and output ports are properly matched to the antenna impedance. For cost-sensitive applications, the ADF7020-1 is equipped with an internal Rx/Tx switch, which facilitates the use of a simple combined passive PA/LNA matching network. Alternatively, an external Rx/Tx switch, such as the Analog Devices ADG919, can be used, which yields a slightly improved receiver sensitivity and lower transmitter power consumption.

External Rx/Tx Switch

Figure 33 shows a configuration using an external Rx/Tx switch. This configuration allows an independent optimization of the matching and filter network in the transmit and receive path and is therefore more flexible and less difficult to design than the configuration using the internal Rx/Tx switch. The PA is biased through Inductor L1, and C1 blocks the dc current. Both elements, L1 and C1, also form the matching network, which transforms the source impedance into the optimum PA load impedance, ZOPT_PA.




Figure 33. ADF7020-1 with External Rx/Tx Switch

Z_{OPT}_PA depends on various factors, such as the required output power, the frequency range, the supply voltage range, and the temperature range. Selecting an appropriate ZOPT_PA helps to minimize the Tx current consumption in the application. The Specifications section lists a number of ZOPT_PA values for representative conditions. Under certain conditions, however, it is recommended to obtain a suitable Z_{OPT}_PA value by means of a load-pull measurement.

Due to the differential LNA input, the LNA matching network must be designed to provide both a single-ended to differential conversion and a complex conjugate impedance match. The network with the lowest component count that can satisfy these requirements is the configuration shown in Figure 33, which consists of two capacitors and one inductor. A first-order implementation of the matching network can be obtained by understanding the arrangement as two L type matching networks in a back-to-back configuration. Due to the asymmetry of the

network with respect to ground, a compromise between the input reflection coefficient and the maximum differential signal swing at the LNA input must be established. The use of appropriate CAD software is strongly recommended for this optimization.

Depending on the antenna configuration, the user might need a harmonic filter at the PA output to satisfy the spurious emission requirement of the applicable government regulations. The harmonic filter can be implemented in various ways, such as a discrete LC pi or T-stage filter. The immunity of the ADF7020-1 to strong out-of-band interference can be improved by adding a band-pass filter in the Rx path, or alternatively by selecting one of the high linearity modes outlined in Table 6.

Internal Rx/Tx Switch

Figure 34 shows the ADF7020-1 in a configuration where the internal Rx/Tx switch is used with a combined LNA/PA matching network. This is the configuration used in the ADF7020-1DBX Evaluation boards. For most applications, the slight performance degradation of 1 dB to 2 dB caused by the internal Rx/Tx switch is acceptable, allowing the user to take advantage of the cost saving potential of this solution. The design of the combined matching network must compensate for the reactance presented by the networks in the Tx and the Rx paths, taking the state of the Rx/Tx switch into consideration.




Figure 34. ADF7020-1 with Internal Rx/Tx Switch

The procedure typically requires several iterations until an acceptable compromise is reached. The successful implementation of a combined LNA/PA matching network for the ADF7020-1 is critically dependent on the availability of an accurate electrical model for the PC board. In this context, the use of a suitable CAD package is strongly recommended. To avoid this effort, however, a small form-factor reference design for the ADF7020-1 is provided, including matching and harmonic filter components. The design is on a 2-layer PCB to minimize cost. Gerber files are available on the www.analog.com website.

TRANSMIT PROTOCOL AND CODING CONSIDERATIONS

PREAMBLE SYNC ID WORD FIELD DATA FIELD CRC
--

Figure 35. Typical Format of a Transmit Protocol

A dc-free preamble pattern is recommended for FSK/ASK/ OOK demodulation. The recommended preamble pattern is a dc-free pattern such as a 10101010 ... pattern. Preamble patterns with longer run-length constraints, such as 11001100..., can also be used. However, this results in a longer synchronization time of the received bit stream in the receiver.

Manchester coding can be used for the entire transmit protocol. However, the remaining fields that follow the preamble header do not have to use dc-free coding. For these fields, the ADF7020-1 can accommodate coding schemes with a runlength of up to 6 bits without any performance degradation.

If longer run-length coding must be supported, the ADF7020-1 has several other features that can be activated. These involve a range of programmable options that allow the envelope detector output to be frozen after preamble acquisition.

DEVICE PROGRAMMING AFTER INITIAL POWER-UP

Table 12 lists the minimum number of writes needed to set up the ADF7020-1 in either Tx or Rx mode after CE is brought high. Additional registers can also be written to tailor the part to a particular application, such as setting up sync byte detection or enabling AFC. When going from Tx to Rx or vice versa, the user needs to write only to the N register to alter the LO by 200 kHz and to toggle the Tx/Rx bit.

Table 12. Minimum	Register V	Vrites Required fo	r Tx/Rx Setup
-------------------	------------	--------------------	---------------

Mode		Registers								
Tx	Reg 0	Reg 1	Reg 2							
Rx (OOK)	Reg 0	Reg 1	Reg 2	Reg 4	Reg 6					
Rx (G/FSK)	Reg 0	Reg 1	Reg 2	Reg 4	Reg 6					
Tx <-> Rx	Reg 0									

Figure 38 and Figure 39 show the recommended programming sequence and associated timing for power-up from standby mode.

INTERFACING TO MICROCONTROLLER/DSP

Low level device drivers are available for interfacing to the ADF7020-1, the ADI ADuC84x microcontroller parts, or the Blackfin ADSP-BF53x DSPs using the hardware connections shown in Figure 36 and Figure 37.




Figure 37.ADSP-BF533 to ADF7020-1 Connection Diagram




Figure 38. Rx Programming Sequence and Timing Diagram

Parameter	Value	Description/Notes	Signal to Monitor
ТО	2 ms	Crystal starts power-up after CE is brought high. This typically depends on the crystal type and the load capacitance specified.	CLKOUT pin
T1	10 µs	Time for regulator to power up. The serial interface can be written to after this time.	MUXOUT pin
T2, T3, T5, T6, T7	$32 \times 1/SPI_CLK$	Time to write to a single register. Maximum SPI_CLK is 25 MHz.	
T4	1 ms	The VCO can power-up in parallel with the crystal. This depends on the CVCO capacitance value used. A value of 22 nF is recommended as a trade-off between phase noise performance and power-up time.	CVCO pin
Τ8	150 µs	This depends on the number of gain changes the AGC loop needs to cycle through and AGC settings programmed. This is described in more detail in the AGC Information and Timing section.	Analog RSSI on TEST_A pin (available by writing 0x3800 000C)
Т9	5 × Bit_Period	This is the time for the clock and data recovery circuit to settle. This typically requires 5-bit transitions to acquire sync and is usually covered by the preamble.	
T10	16 × Bit_Period	This is the time for the automatic frequency control circuit to settle. This typically requires 16-bit transitions to acquire lock and is usually covered by an appropriate length preamble.	
T11	Packet Length	Number of bits in payload by the bit period.	

Table 13. Power-Up Sequence Description




Figure 39. Tx Programming Sequence and Timing Diagram

SERIAL INTERFACE

The serial interface allows the user to program the eleven 32-bit registers using a 3-wire interface (SCLK, SDATA, and SLE). It consists of a voltage level shifter, a 32-bit shift register, and 11 latches. Signals should be CMOS compatible. The serial interface is powered by the regulator and therefore is inactive when CE is low.

Data is clocked into the register MSB first on the rising edge of each clock (SCLK). Data is transferred to one of the 11 latches on the rising edge of SLE. The destination latch is determined by the value of the four control bits (C4 to C1). These are the bottom 4 LSB, DB3 to DB0, as shown in the timing diagram in Figure 2. Data can also be read back on the SREAD pin.

READBACK FORMAT

The readback operation is initiated by writing a valid control word to the readback register and setting the readback-enable bit (R7_DB8 = 1). The readback can begin after the control word has been latched with the SLE signal. SLE must be kept high while the data is read out. Each active edge at the SCLK pin clocks the readback word out successively at the SREAD pin, as shown in Figure 3, starting with the MSB first. The data appearing at the first clock cycle following the latch operation must be ignored.

AFC Readback

The AFC readback is valid only during the reception of FSK signals with either the linear or correlator demodulator active. The AFC readback value is formatted as a signed 16-bit integer comprised of Bits RV1 to RV16 and is scaled according to the following formula:

$FREQ_RB$ [Hz] = (AFC_READBACK × DEMOD_CLK)/2¹⁵

In the absence of frequency errors, the FREQ_RB value is equal to the IF frequency of 200 kHz. Note that the down-converted input signal must not fall outside the bandwidth of the analogue IF filter for the AFC readback to yield a valid result. At lowinput signal levels, the variation in the readback value can be improved by averaging.

RSSI Readback

The RSSI readback operation yields valid results in Rx mode with ASK or FSK signals. The format of the readback word is shown in Figure 40. It is comprised of the RSSI level information (Bits RV1 to RV7), the current filter gain (FG1, FG2), and the current LNA gain (LG1, LG2) setting. The filter and LNA gain are coded in accordance with the definitions in Register 9. With the reception of ASK modulated signals, averaging of the measured RSSI values improves accuracy. The input power can be calculated from the RSSI readback value as outlined in the RSSI/AGC.

Battery Voltage ADCIN/Temperature Sensor Readback

The battery voltage is measured at Pin VDD4. The readback information is contained in Bits RV1 to RV7. This also applies for the readback of the voltage at the ADCIN pin and the temperature sensor. From the readback information, the battery or ADCIN voltage can be determined using

 $V_{BATTERY} = (Battery_Voltage_Readback)/21.1$ $V_{ADCIN} = (ADCIN_Voltage_Readback)/42.1$

Silicon Revision Readback

The silicon revision readback word is valid without setting any other registers, especially directly after power-up. The silicon revision word is coded with four quartets in BCD format. The product code (PC) is coded with three quartets extending from Bits RV5 to RV16. The revision code (RV) is coded with one quartet extending from Bits RV1 to RV4. The product code for the ADF7020-1 should read back as PC = 0x200. The current revision code should read back as RC = 0x6.


Filter Calibration Readback

The filter calibration readback word is contained in Bits RV1 to RV8 and is for diagnostic purposes only. Using the automatic filter calibration function, accessible through Register 6, is recommended. Before filter calibration is initiated Decimal 32 should be read back.

READBACK MODE		READBACK VALUE														
	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
AFC READBACK	RV16	RV15	RV14	RV13	RV12	RV11	RV10	RV9	RV8	RV7	RV6	RV5	RV4	RV3	RV2	RV1
RSSI READBACK	х	x	x	x	x	LG2	LG1	FG2	FG1	RV7	RV6	RV5	RV4	RV3	RV2	RV1
BATTERY VOLTAGE/ADCIN/ TEMP. SENSOR READBACK	x	x	x	x	x	x	x	x	x	RV7	RV6	RV5	RV4	RV3	RV2	RV1
SILICON REVISION	RV16	RV15	RV14	RV13	RV12	RV11	RV10	RV9	RV8	RV7	RV6	RV5	RV4	RV3	RV2	RV1
FILTER CAL READBACK	0	0	0	0	0	0	0	0	RV8	RV7	RV6	RV5	RV4	RV3	RV2	RV1

Figure 40. Readback Value Table

REGISTER 0—N REGISTER




Notes


1. The Tx/Rx bit (R0_DB27) configures the part in Tx or Rx mode and also controls the state of the internal Tx/Rx switch.

$$F_{OUT} = \frac{XTAL}{R} \times (Integer - N + \frac{Fractional - N}{2^{15}})$$

REGISTER 1—OSCILLATOR/FILTER REGISTER



- 1. Set the VCO adjust bits R1_DB (20:21) to 0 for normal operation.
- 2. See Table 5 for the recommended VCO bias settings.
- 3. The divide-by-2 block is enabled by setting R1_DB13. As this divide block is outside the PLL loop, users must program an N-value that corresponds to twice the divide-by-2 output frequency. The deviation frequency is also halved when divide-by-2 is enabled.




REGISTER 2—TRANSMIT MODULATION REGISTER (ASK/OOK MODE)

- 1. Figure 13 shows how the PA bias affects the power amplifier level. The default level is 9 μ A. If you need maximum power, program this value to 11 μ A.
- 2. In ASK/OOK, Manchester encoding is recommended to keep the data run length limit to 2 bits. See the ASK/OOK Operation section for more details on dealing with longer run lengths.
- 3. D7, D8, and D9 are don't care bits.

05669-044

REGISTER 2—TRANSMIT MODULATION REGISTER (FSK MODE)



POV	VER A	MPLIF	IER OL	JTPU1	LEVEL
P6			P2	P1	
0			Х	х	PA OFF
0			0	0	–16.0dBm
0			0	1	-16 + 0.45dBm
0			1	0	–16 + 0.90dBm
•	•	•	•		•
ŀ					
1	1		1	1	13dBm

Figure 44.

- 1. $F_{STEP} = PFD/2^{14}$.
- 2. PA bias default = 9 μ A.







Figure 45.

- 1. $GFSK_DEVIATION = (2^{GFSK_MOD_CONTROL} \times PFD)/2^{12}$.
- 2. *Data rate = PFD/(INDEX_COUNTER × DIVIDER_FACTOR)*.
- 3. PA bias default = 9 μ A.

REGISTER 3—RECEIVER CLOCK REGISTER



Notes

1. Baseband offset clock frequency (BBOS_CLK) must be greater than 1 MHz and less than 2 MHz, where $BBOS_CLK = \frac{XTAL}{2}$

$$CLK = \frac{BBOS_CLK_DIVIDE}{BBOS_CLK_DIVIDE}$$

2. The demodulator clock (DEMOD_CLK) must be <12 MHz for FSK and <6 MHz for ASK, where

 $DEMOD_CLK = \frac{XTAL}{DEMOD_CLK_DIVIDE} \,.$

3. Data/clock recovery frequency (CDR_CLK) should be within 2% of ($32 \times data$ rate), where

$$CDR_CLK = \frac{DEMOD_CLK}{CDR_CLK_DIVIDE}$$
.

Note that this might affect your choice of XTAL, depending on the desired data rate.

4. The sequencer clock (SEQ_CLK) supplies the clock to the digital receive block. It should be close to 100 kHz for FSK and close to 40 kHz for ASK:

$$SEQ_CLK = \frac{XTAL}{SEQ_CLK_DIVIDE}$$
.

DEMOD LOCK/ SYNC WORD MATCH DEMOD ADDRESS DEMODULATOR LOCK SETTING POSTDEMODULATOR BW BITS **DB25 DB24** DB20 DB16 DB15 DB14 DB13 DB12 DB30 DB29 **DB28** DB26 DB23 DB22 DB19 DB18 DB17 DB11 DB31 DB27 DB10 DB5 DB21 DB9 DB8 **DB**7 DB6 **DB4** DB3 DB2 DB0 B DW10 0W9 DW4 C1(0) LM2 Ľ DL6 DL5 DW8 DW7 DW6 DW5 DW2 C4(0) C3(1) C2(0) DL8 DL7 DL4 DL3 DL2 DL1 DW3 DV1 DS2 DS1 DEMODULATOR DS2 DS1 TYPE LINEAR DEMODULATOR 0 0 Ō CORRELATOR/DEMODULATOR 1 0 ASK/OOK 1 INVALID DEMOD MODE LM2 LM1 DL8 DEMOD LOCK/SYNC WORD MATCH INT/LOCK PIN SERIAL PORT CONTROL—FREE RUNNING SERIAL PORT CONTROL—LOCK THRESHOLD SYNC WORD DETECT—FREE RUNNING 0 0 0 0 1 2 OUTPUT 0 0 SYNC WORD DETECT—LOCK THRESHOLD INTERRUPT/LOCK PIN LOCKS THRESHOLD OUTPUT INPUT 3 4 0 0 х 5 DL8 DEMOD LOCKED AFTER DL8-DL1 BITS MODE5 ONLY DL8 DL7 DL3 DL2 DL1 LOCK_THRESHOLD_TIMEOUT 0 0 0 0 0 0 ••• 0 0 0 0 0 1 ... 1 2 0 0 0 1 05669-047 . 254 1 1 0 1 ... 255 Figure 47.

REGISTER 4—DEMODULATOR SET-UP REGISTER

- 1. Demodulator Modes 1, 3, 4, and 5 are modes that can be activated to allow the ADF7020-1 to demodulate data-encoding schemes that have run-length constraints greater than 7.
- 2. *Post_Demod_BW* = $2^{11} \pi F_{CUTOFF}/DEMOD_CLK$, where the cutoff frequency (F_{CUTOFF}) of the postdemodulator filter should typically be 0.75 times the data rate.
- 3. For Mode 5, the *timeout delay to lock threshold* = (LOCK_THRESHOLD_SETTING)/SEQ_CLK, where SEQ_CLK is defined in the Register 3—Receiver Clock Register section.

REGISTER 5—SYNC BYTE REGISTER





Figure 48.


- 1. Sync byte detect is enabled by programming Bits R4_DB (25:23) to [010] or [011].
- This register allows a 24-bit sync byte sequence to be stored internally. If the sync byte detect mode is selected, the INT/LOCK pin goes high when the sync byte is detected in Rx mode. Once the sync word detect signal goes high, it goes low again after nine data bits.
 The transmitter must transmit the MSB of the sync byte first and the LSB last to ensure proper alignment in the receiver sync byte
- detection hardware.
- 4. Choose a sync byte pattern that has good autocorrelation properties, for example, an unequal amount of digital 1s and 0s.



REGISTER 6—CORRELATOR/DEMODULATOR REGISTER


- 1. See the FSK Correlator/Demodulator section for an example of how to determine register settings.
- 2. Nonadherence to correlator programming guidelines results in poorer sensitivity.
- 3. The filter clock is used to calibrate the IF filter. The filter clock divide ratio should be adjusted so that the frequency is 50 kHz. The formula is XTAL/FILTER_CLOCK_DIVIDE.
- 4. The filter should be calibrated only when the crystal oscillator is settled. The filter calibration is initiated every time Bit R6_DB19 is set high.
- 5. $Discriminator_BW = (DEMOD_CLK \times K)/(800 \times 10^3)$. See the FSK Correlator/Demodulator section. Maximum value = 600.
- 6. When LNA Mode = 1 (reduced gain mode), this prevents the Rx from selecting the highest LNA gain setting. This might be used when linearity is a concern. See Table 6 for details of the Rx modes.

REGISTER 7—READBACK SET-UP REGISTER




- 1. Readback of the measured RSSI value is valid only in Rx mode. To enable readback of the battery voltage, the temperature sensor, or the voltage at the external pin in Rx mode, users must disable the AGC function in Register 9. To read back these parameters in Tx mode, users must first power up the ADC using Register 8, because it is off by default in Tx mode to save power. This is the recommended method of using the battery readback function since most configurations typically require use of the AGC function.
- 2. Readback of the AFC word is valid in Rx mode only if either the linear demodulator or the correlator/demodulator is active.
- 3. See the Readback Format section for more information.

REGISTER 8—POWER-DOWN TEST REGISTER




- 1. For a combined LNA/PA matching network, Bit R8_DB12 should always be set to 0. This is the power-up default condition.
- 2. It is not necessary to write to this register under normal operating conditions.

REGISTER 9—AGC REGISTER



- 1. Default AGC_LOW_THRESHOLD = 30, default AGC_HIGH_THRESHOLD = 70. See the RSSI/AGC for details.
- 2. AGC high and low settings must be more than 30 settings apart to ensure correct operation.
- 3. LNA gain of 30 is available only if the LNA mode bit, R6_DB15, is set to 0.


REGISTER 10—AGC 2 REGISTER



Notes


1. This register is not used under normal operating conditions.

REGISTER 11—AFC REGISTER



- 1. See the Internal AFC section to program AFC scaling coefficient bits.
- 2. The AFC scaling coefficient bits can be programmed using the following formula: $AFC_Scaling_Coefficient = Round((500 \times 2^{24})/XTAL).$

REGISTER 12—TEST REGISTER



Using the Test DAC on the ADF7020-1 to Implement Analog FM Demodulation and Measuring of SNR

The test DAC allows the output of the postdemodulator filter for both the linear and correlator/demodulators (Figure 31 and Figure 32) to be viewed externally. It takes the 16-bit filter output and converts it to a high frequency, single-bit output using a second-order error feedback Σ - Δ converter. The output can be viewed on the CLKOUT pin. This signal, when IF filtered appropriately, can then be used to

- Monitor the signals at the FSK/ASK postdemodulator filter output. This allows the demodulator output SNR to be measured. Eye diagrams can also be constructed of the received bit stream to measure the received signal quality.
- Provide analog FM demodulation.

While the correlators and filters are clocked by DEMOD_CLK, CDR_CLK clocks the test DAC. Note that, although the test DAC functions in a regular user mode, the best performance is achieved when the CDR_CLK is increased up to or above the frequency of DEMOD_CLK. The CDR block does not function when this condition exists. Programming the test register, Register 12, enables the test DAC. In correlator mode, this can be done by writing Digital Test Mode 7 or 0x0001C00C.

To view the test DAC output when using the linear demodulator, the user must remove a fixed offset term from the signal using Register 13. This offset is nominally equal to the IF frequency. The user can determine the value to program by using the frequency error readback to determine the actual IF and then programming half this value into the offset removal field. It also has a signal gain term to allow the usage of the maximum dynamic range of the DAC.


Setting Up the Test DAC

- Digital test modes = 7: enables the test DAC, with no offset removal (0x0001 C00C).
- Digital test modes = 10: enables the test DAC, with offset removal (needed for linear demod only, 0x02 800C).

The output of the active demodulator drives the DAC; that is, if the FSK correlator/demodulator is selected, the correlator filter output drives the DAC.

Rev. A | Page 43 of 45


REGISTER 13—OFFSET REMOVAL AND SIGNAL GAIN REGISTER



Notes

1. Because the linear demodulator's output is proportional to frequency, it usually consists of an offset combined with a relatively low signal. Up to a maximum of a 300 kHz offset can be removed and gained to use the full dynamic range of the DAC: $DAC_input = (2^{Test_DAC_Gain}) \times (Signal - Test_DAC_Offset_Removal/4096).$

OUTLINE DIMENSIONS



ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option	
ADF7020-1BCPZ	-40°C to +85°C	48-Lead Lead Frame Chip Scale Package [LFCSP]	CP-48-5	
ADF7020-1BCPZ-RL	-40°C to +85°C	48-Lead Lead Frame Chip Scale Package [LFCSP]	CP-48-5	
ADF7020-1BCPZ-RL7	-40°C to +85°C	48-Lead Lead Frame Chip Scale Package [LFCSP]	CP-48-5	
EVAL-ADF7020-1DBZ4		400 MHz to 435 MHz Daughter Board		
EVAL-ADF7020-1DBZ5		80 MHz to 650 MHz Daughter Board		
EVAL-ADF7020-1DBZ6		470 MHz to 510 MHz Daughter Board		
EVAL-ADF7020-1DBZ7		310 MHz to 340 MHz Daughter Board		
EVAL-ADF7020-1DBZ8		128 MHz to 142 MHz Daughter Board		

¹ Z = RoHS-Compliant Part.

©2005-2018 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D05669–0–1/18(A)



www.analog.com

Rev. A | Page 45 of 45