# ADSP-BF548 EZ-KIT Lite ${ }^{\circledR}$ Evaluation System Manual 

Revision 1.4, July 2012
Part Number
82-000206-01

Analog Devices, Inc.
One Technology Way
Norwood, Mass. 02062-9106

## Copyright Information

© 2012 Analog Devices, Inc., ALL RIGHTS RESERVED. This document may not be reproduced in any form without prior, express written consent from Analog Devices, Inc.

Printed in the USA.

## Disclaimer

Analog Devices, Inc. reserves the right to change this product without prior notice. Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under the patent rights of Analog Devices, Inc.

## Trademark and Service Mark Notice

The Analog Devices logo, Blackfin, CrossCore, EngineerZone, EZ-Extender, EZ-KIT Lite, Lockbox, and VisualDSP++ are registered trademarks of Analog Devices, Inc.

All other brand and product names are trademarks or service marks of their respective owners.

## Regulatory Compliance

The ADSP-BF548 EZ-KIT Lite is designed to be used solely in a laboratory environment. The board is not intended for use as a consumer end product or as a portion of a consumer end product. The board is an open system design which does not include a shielded enclosure and therefore may cause interference to other electrical devices in close proximity. This board should not be used in or near any medical equipment or RF devices.

The ADSP-BF548 EZ-KIT Lite has been certified to comply with the essential requirements of the European EMC directive 2004/108/EC and therefore carries the "CE" mark.

The ADSP-BF548 EZ-KIT Lite has been appended to Analog Devices, Inc. EMC Technical File (EMC TF) referenced DSPTOOLS1, issue 2 dated June 4, 2008 and was declared CE compliant by an appointed Notified Body (No.0673) as listed below.

Notified Body Statement of Compliance: NB600ANA2.ABS dated June 4, 2008.


Issued by:
Technology International (Europe) Limited
60 Shrivenham Hundred Business Park
Shrivenham, Swindon, SN6 8TY, UK

The EZ-KIT Lite evaluation system contains ESD (electrostatic discharge) sensitive devices. Electrostatic charges readily accumulate on the human body and equipment and can discharge without detection. Permanent damage may occur on devices subjected to high-energy discharges. Proper ESD precautions are recommended to avoid performance degradation or loss of functionality. Store unused EZ-KIT Lite boards in the protective shipping package.


Downloaded from Arrow.com.

## CONTENTS

PREFACE
Product Overview ..... xiii
Purpose of This Manual ..... xv
Intended Audience ..... xvi
Manual Contents ..... xvi
What's New in This Manual ..... xvii
Technical Support ..... xvii
Supported Processors ..... xviii
Product Information ..... xix
Analog Devices Web Site ..... xix
EngineerZone ..... xx
Related Documents ..... xx
Notation Conventions ..... xxi
USING THE ADSP-BF548 EZ-KIT LITE
Package Contents ..... 1-3
Default Configuration ..... 1-4
CCES Install and Session Startup ..... 1-5
Session Startup ..... 1-6

## Contents

VisualDSP++ Install and Session Startup ..... 1-9
CCES Evaluation License ..... 1-11
VisualDSP++ Evaluation License ..... 1-11
Lockbox Key Security Features ..... 1-12
Memory Map ..... 1-13
DDR Interface ..... 1-15
Burst Flash Memory Interface ..... 1-17
NAND Flash Interface ..... 1-18
SPI Interface ..... 1-18
SD Interface ..... 1-19
EPPI Interface ..... 1-20
LCD Module Interface ..... 1-21
Touchscreen Interface ..... 1-22
Keypad Interface ..... 1-23
Rotary Encoder Interface ..... 1-24
Ethernet Interface ..... 1-24
Audio Interface ..... 1-25
ATAPI Interface ..... 1-26
USB OTG Interface ..... 1-27
UART Interface ..... 1-27
CAN Interface ..... 1-28
Host Interface ..... 1-29
RTC Interface ..... 1-30
LEDs and Push Buttons ..... 1-31
JTAG Interface ..... 1-31
Expansion Interface ..... 1-32
Power Measurements ..... 1-33
Board Design Database ..... 1-33
Power-On-Self Test ..... 1-33
Example Programs ..... 1-34
ADSP-BF548 EZ-KIT LITE HARDWARE REFERENCE
System Architecture ..... 2-2
Programmable Flags ..... 2-3
Push Button and Switch Settings ..... 2-15
Boot Mode Select Switch (SW1) ..... 2-15
Keypad Enable Switch (SW2) ..... 2-16
Rotary Encoder with Momentary Switch (SW3) ..... 2-17
Rotary Encoder Enable Switch (SW4) ..... 2-17
Push Button Enable Switch (SW5) ..... 2-18
CAN0 Enable Switch (SW6) ..... 2-18
UART Enable Switch (SW7) ..... 2-19
Audio Loopback Test Switch (SW8) ..... 2-19
Reset Push Button (SW9) ..... 2-20
Programmable Flag Push Buttons (SW10-13) ..... 2-20
LCD/PPI Configuration Switch (SW14) ..... 2-21
CAN1 Enable Switch (SW15) ..... 2-22
Peripheral Control Enable (SW16) ..... 2-22
LCD Module Configuration (SW17) ..... 2-23

## Contents

Jumpers ..... 2-25
UART1 Loopback Jumper (JP1) ..... 2-26
SPI1 Enable Jumper (JP2) ..... 2-26
Ethernet Speed Select Jumper (JP3) ..... 2-27
VDDINT Power Jumper (JP4) ..... 2-27
VDDEXT Power Jumper (JP5) ..... 2-28
VDDDDR Power Jumper (JP6) ..... 2-28
MOSI1 Out Jumper (JP7) ..... 2-29
MOSI1 In Jumper (JP8) ..... 2-29
USB OTG Power Jumper (JP11) ..... 2-30
PPI1FS3 Pull-down Jumper (JP12) ..... 2-30
LEDs ..... 2-31
User LEDs (LED1-6) ..... 2-31
Power LED (LED7) ..... 2-32
Reset LED (LED8) ..... 2-32
Ethernet Link/Activity LED (LED9) ..... 2-32
Connectors ..... 2-33
Expansion Interface Connectors (J1-3) ..... 2-34
Ethernet Connector (J4) ..... 2-34
SD Memory Card Connector (J5) ..... 2-35
RS-232 Connector (J6) ..... 2-35
Power Connector (J7) ..... 2-35
Dual Audio Connectors (J8 and J9) ..... 2-36
Audio Connector (J10) ..... 2-36
CAN Connectors (J11 and J12) ..... 2-36
Battery Holder (J13) ..... 2-37
ATAPI Connector (J14) ..... 2-37
Keypad Connector (P1) ..... 2-37
Host Interface Connector (P3) ..... 2-38
USB OTG Connector (P4) ..... 2-38
LCD Backlight Connector (P5) ..... 2-38
SPORT2 Connector (P6) ..... 2-39
SPORT3 Connector (P7) ..... 2-39
PPI1 Connector (P8) ..... 2-39
SPI Connector (P9) ..... 2-40
Two-Wire Interface Connector (P10) ..... 2-40
TIMERS Connector (P11) ..... 2-40
UART3 Connector (P12) ..... 2-41
LCD Touchscreen Connector (P14) ..... 2-41
LCD Data Connector (P15) ..... 2-41
USB Debug Agent Connector (ZJ1) ..... 2-42
JTAG Connector (ZP4) ..... 2-42
ADSP-BF548 EZ-KIT LITE BILL OF MATERIALS ADSP-BF548 EZ-KIT LITE SCHEMATIC INDEX

## Contents

## PREFACE

Thank you for purchasing the ADSP-BF548 EZ-KIT Lite ${ }^{\circledR}$, Analog Devices, Inc. evaluation system for Blackfin ${ }^{\circledR}$ processors.

Blackfin processors embody a type of embedded processor designed specifically to meet the computational demands and power constraints of today's embedded audio, video, and communications applications. They deliver breakthrough signal-processing performance and power efficiency within a reduced instruction set computing (RISC) programming model.

Blackfin processors support a media instruction set computing (MISC) architecture. This architecture is the natural merging of RISC, media functions, and digital signal processing (DSP) characteristics. Blackfin processors deliver signal-processing performance in a microprocessor-like environment.

Based on the Micro Signal Architecture (MSA), Blackfin processors combine a 32-bit RISC instruction set, dual 16-bit multiply accumulate (MAC) DSP functionality, and eight-bit video processing performance that had previously been the exclusive domain of very-long instruction word (VLIW) media processors.

The evaluation board is designed to be used in conjunction with the CrossCore ${ }^{\circledR}$ Embedded Studio (CCES) and VisualDSP $++{ }^{\circledR}$ development environments to test the ADSP-BF548 processor capabilities. The development environment facilitates advanced application code development and debug, such as:

- Create, compile, assemble, and link application programs written in C++, C, and ADSP-BF548 assembly
- Load, run, step, halt, and set breakpoints in application programs
- Read and write data and program memory
- Read and write core and peripheral registers
- Plot memory

Access to the ADSP-BF548 processor from a personal computer (PC) is achieved through a USB port or an optional JTAG emulator. The USB interface gives unrestricted access to the ADSP-BF548 processor and the evaluation board peripherals. Analog Devices JTAG emulators offer faster communication between the host PC and target hardware. Analog Devices carries a wide range of in-circuit emulation products. To learn more about Analog Devices emulators and processor development tools, go to http://www.analog.com/dsp/tools.

The ADSP-BF548 EZ-KIT Lite provides example programs to demonstrate the evaluation board capabilities.

## Product Overview

The board features:

- Analog Devices ADSP-BF548 Blackfin processor
- Core performance up to 600 MHz
- External bus performance up to 133 MHz
- 400-pin mini-BGA package
- 25 MHz crystal
- Double data rate (DDR) synchronous dynamic random access memory (SDRAM)
- Micron MT46V32M16 - 64 MB (8M x 16-bits x 4 banks)
- Burst flash memory
- Intel PC28F128P33T85A - 16 MB (8M x 16-bits)
- NAND flash memory
- ST Micro NAND02-2 Gb
- SPI flash memory
- ST Micro M25P16-16 Mb
- Advanced technology attachment packet interface (ATAPI)
- 80 GB HDD
- TFT LCD display with touchscreen
- Sharp LQ043T1DG01 - $480 \times 272,4.3$ " touchscreen LCD
- Analog Devices AD7877 - touchscreen controller


## Product Overview

- Analog audio interface
- Analog Devices AD1980 SoundMAX codec
- 6 DAC channels for 5.1 surround
- 1 input stereo MIC jack
- 1 input stereo LINE IN jack
- 1 output stereo Line OUT/HEAD PHONE OUT jack
- 1 output stereo SURROUND jack
- 1 output center and LFE jack
- Ethernet interface
- SMSC LAN9218 device
- 10 -BaseT and 100-BaseTX Ethernet controller
- Integrated PHY and MAC
- HP Auto-MDIX
- Keypad
- ACT components - $4 \times 4$ keypad assembly
- Thumbwheel
- CTS Corp rotary encoder
- Universal asynchronous receiver/transmitter (UART)
- ADM3202 RS-232 line driver/receiver
- DB9 female connector
- LEDs
- 10 LEDs: 1 power (green), 1 board reset (red), 1 USB (red), 6 general-purpose (amber), and 1 USB monitor (amber)
- Push buttons
- 5 push buttons: 1 reset, 4 programmable flags with debounce logic
- Expansion interface: all ADSP-BF548 processor signals
- Other features
- JTAG ICE 14-pin header
- USB OTG connector
- HOST interface connector
- Blackfin power measurement jumpers
- PPI1 IDC connector
- SPORT2 and SPORT3 IDC connectors
- TWI, SPI, timers, UART3 IDC connectors

For information about the hardware components of the EZ-KIT Lite, refer to Chapter 2, "ADSP-BF548 EZ-KIT Lite Hardware Reference".

## Purpose of This Manual

The ADSP-BF548 EZ-KIT Lite Evaluation System Manual provides instructions for installing the product hardware (board). The text describes operation and configuration of the board components and provides guidelines for running your own code on the ADSP-BF548 EZ-KIT

## Intended Audience

Lite. Finally, a schematic and a bill of materials are provided as a reference for future designs.

VisualDSP++ users should use this manual in conjunction with the Getting Started with ADSP-BF548 EZ-KIT Lite, which familiarizes users with the hardware capabilities of the evaluation system and demonstrates how to access these capabilities in the VisualDSP++ environment.

## Intended Audience

The primary audience for this manual is a programmer who is familiar with Analog Devices processors. This manual assumes that the audience has a working knowledge of the appropriate processor architecture and instruction set.

Programmers who are unfamiliar with Analog Devices processors can use this manual but should supplement it with other texts that describe your target architecture. For the locations of these documents, see "Related Documents".

Programmers who are unfamiliar with CCES or VisualDSP++ should refer to the online help and user's manuals.

## Manual Contents

The manual consists of:

- Chapter 1, "Using the ADSP-BF548 EZ-KIT Lite" on page 1-1 Describes EZ-KIT Lite functionality from a programmer's perspective and provides an easy-to-access memory map.
- Chapter 2, "ADSP-BF548 EZ-KIT Lite Hardware Reference" on page 2-1
Provides information on the EZ-KIT Lite hardware components.


## Preface

- Appendix A, "ADSP-BF548 EZ-KIT Lite Bill Of Materials" on page A-1
Provides a list of components used to manufacture the EZ-KIT Lite board.
- Appendix B, "ADSP-BF548 EZ-KIT Lite Schematic" on page B-1 Provides the resources to allow EZ-KIT Lite board-level debugging or to use as a reference design. Appendix B is part of the online help.


## What's New in This Manual

This is revision 1.4 of the ADSP-BF548 EZ-KIT Lite Evaluation System Manual. The manual has been updated to include CCES information. In addition, modifications and corrections based on errata reports against the previous manual revision have been made.

For the latest version of this manual, please refer to the Analog Devices Web site.

## Technical Support

You can reach Analog Devices processors and DSP technical support in the following ways:

- Post your questions in the processors and DSP support community at EngineerZone ${ }^{\circledR}$ :
http://ez.analog.com/community/dsp
- Submit your questions to technical support directly at:
http://www.analog.com/support


## Supported Processors

- E-mail your questions about processors, DSPs, and tools development software from CrossCore Embedded Studio or VisualDSP++:

Choose Help > Email Support. This creates an e-mail to processor.tools.support@analog.com and automatically attaches your CrossCore Embedded Studio or VisualDSP++ version information and icense.dat file.

- E-mail your questions about processors and processor applications to:
processor.support@analog.com or
processor.china@analog.com (Greater China support)
- In the USA only, call 1-800-ANALOGD (1-800-262-5643)
- Contact your Analog Devices sales office or authorized distributor. Locate one at:
www.analog.com/adi-sales
- Send questions by mail to:

Processors and DSP Technical Support
Analog Devices, Inc.
Three Technology Way
P.O. Box 9106

Norwood, MA 02062-9106
USA

## Supported Processors

This evaluation system supports Analog Devices ADSP-BF548 Blackfin embedded processors.

## Product Information

Product information can be obtained from the Analog Devices Web site and the online help system.

## Analog Devices Web Site

The Analog Devices Web site, www. analog.com, provides information about a broad range of products-analog integrated circuits, amplifiers, converters, and digital signal processors.

To access a complete technical library for each processor family, go to http://www.analog.com/processors/technical_library. The manuals selection opens a list of current manuals related to the product as well as a link to the previous revisions of the manuals. When locating your manual title, note a possible errata check mark next to the title that leads to the current correction report against the manual.

Also note, myAnalog is a free feature of the Analog Devices Web site that allows customization of a Web page to display only the latest information about products you are interested in. You can choose to receive weekly e-mail notifications containing updates to the Web pages that meet your interests, including documentation errata against all manuals. my Analog provides access to books, application notes, data sheets, code examples, and more.

Visit myAnalog (found on the Analog Devices home page) to sign up. If you are a registered user, just $\log$ on. Your user name is your e-mail address.

## Related Documents

## EngineerZone

EngineerZone is a technical support forum from Analog Devices. It allows you direct access to ADI technical support engineers. You can search FAQs and technical information to get quick answers to your embedded processing and DSP design questions.

Use EngineerZone to connect with other DSP developers who face similar design challenges. You can also use this open forum to share knowledge and collaborate with the ADI support team and your peers. Visit http://ez.analog.com to sign up.

## Related Documents

For additional information about the product, refer to the following publications.

Table 1. Related Processor Publications

| Title | Description |
| :--- | :--- |
| ADSP-BF542/BF544/BF547/BF548/BF549 <br> Blackfin Embedded Processor Data Sheet | General functional description, pinout, and <br> timing of the processor |
| ADSP-BF54x Blackfin Processor Hardware <br> Reference | Description of the internal processor archi- <br> tecture and all register functions |
| Blackfin Processor Programming Reference | Description of all allowed processor assembly <br> instructions |

## Notation Conventions

Text conventions used in this manual are identified and described as follows.

| Example | Description |
| :--- | :--- |
| Close command <br> (File menu) | Titles in reference sections indicate the location of an item within the <br> development environment's menu system (for example, the Close com- <br> mand appears on the File menu). |
| \{this \\| that \} | Alternative required items in syntax descriptions appear within curly <br> brackets and separated by vertical bars; read the example as this or <br> that. One or the other is required. |
| [this \| that] | Optional items in syntax descriptions appear within brackets and sepa- <br> rated by vertical bars; read the example as an optional this or that. |
| [this,...] | Optional item lists in syntax descriptions appear within brackets delim- <br> ited by commas and terminated with an ellipse; read the example as an <br> optional comma-separated list of thi s. |
| filename | Commands, directives, keywords, and feature names are in text with <br> letter gothic font. |
|  | Non-keyword placeholders appear in text with italic style format. |
|  | Note: For correct operation, ... <br> A Note provides supplementary information on a related topic. In the <br> online version of this book, the word Note appears instead of this <br> symbol. | | Caution: Incorrect device operation may result if ... |
| :--- |
| Caution: Device damage may result if ... |
| A Caution identifies conditions or inappropriate usage of the product |
| that could lead to undesirable results or product damage. In the online |
| version of this book, the word Caution appears instead of this symbol. |, | Warning: Injury to device users may result if ... |
| :--- |
| A Warning identifies conditions or inappropriate usage of the product |
| that could lead to conditions that are potentially hazardous for the |
| devices users. In the online version of this book, the word Warning |
| appears instead of this symbol. |

## Notation Conventions

## 1 USING THE ADSP-BF548 EZ-KIT LITE

This chapter provides specific information to assist you with development of programs for the ADSP-BF548 EZ-KIT Lite evaluation system.

The following topics are covered.

- "Package Contents" on page 1-3
- "Default Configuration" on page 1-4
- "CCES Install and Session Startup" on page 1-5
- "VisualDSP++ Install and Session Startup" on page 1-9
- "CCES Evaluation License" on page 1-11
- "VisualDSP++ Evaluation License" on page 1-11
- "Lockbox Key Security Features" on page 1-12
- "Memory Map" on page 1-13
- "DDR Interface" on page 1-15
- "Burst Flash Memory Interface" on page 1-17
- "NAND Flash Interface" on page 1-18
- "SPI Interface" on page 1-18
- "SD Interface" on page 1-19
- "EPPI Interface" on page 1-20
- "LCD Module Interface" on page 1-21
- "Touchscreen Interface" on page 1-22
- "Keypad Interface" on page 1-23
- "Rotary Encoder Interface" on page 1-24
- "Ethernet Interface" on page 1-24
- "Audio Interface" on page 1-25
- "ATAPI Interface" on page 1-26
- "USB OTG Interface" on page 1-27
- "UART Interface" on page 1-27
- "CAN Interface" on page 1-28
- "Host Interface" on page 1-29
- "RTC Interface" on page 1-30
- "LEDs and Push Buttons" on page 1-31
- "JTAG Interface" on page 1-31
- "Expansion Interface" on page 1-32
- "Power Measurements" on page 1-33
- "Board Design Database" on page 1-33
- "Power-On-Self Test" on page 1-33
- "Example Programs" on page 1-34

For information about the graphical user interface, including the boot loading, target options, and other facilities of the EZ-KIT Lite system, refer to the online help.

## Using the ADSP-BF548 EZ-KIT Lite

For more detailed information about the ADSP-BF548 Blackfin processor, see documents referred to at "Related Documents".

## Package Contents

Your ADSP-BF548 EZ-KIT Lite evaluation system package contains the following items.

- ADSP-BF548 EZ-KIT Lite board
- Universal 7.5V DC power supply
- Secure digital (SD) memory card
- USB high-speed flash drive
- 7-foot Ethernet crossover cable
- 7-foot Ethernet patch cable
- Four 6-foot 3.5 mm male-to-male audio cables
- 3.5 mm headphones
- 10-foot USB A-B male cable for USB Debug Agent
- 5-in-1 cable and connectors for USB on-the-go (OTG) applications
- Ethernet loopback connector
- CAN loopback cable

If any item is missing, contact the vendor where you purchased your EZ-KIT Lite or contact Analog Devices, Inc.

## Default Configuration

## Default Configuration

> The EZ-KIT Lite evaluation system contains ESD (electrostatic discharge) sensitive devices. Electrostatic charges readily accumulate on the human body and equipment and can discharge without detection. Permanent damage may occur on devices subjected to high-energy discharges. Proper ESD precautions are recommended to avoid performance degradation or loss of functionality. Store unused EZ-KIT Lite boards in the protective shipping package.

The ADSP-BF548 EZ-KIT Lite board is designed to run outside your personal computer as a standalone unit. You do not have to open your computer case.

When removing the EZ-KIT Lite board from the package, handle the board carefully to avoid the discharge of static electricity, which can damage some components. Figure 1-1 shows the default jumper settings, switches, connector locations, and LEDs used in installation. Confirm that your board is in the default configuration before using the board.


Figure 1-1. EZ-KIT Lite Hardware Setup

## CCES Install and Session Startup

For information about CCES and to download the software, go to www. analog.com/CCES. A link for the ADSP-BF548 EZ-KIT Lite Board Support Package (BSP) for CCES can be found at http://www.analog.com/Blackfin/EZKits.

Follow these instructions to ensure correct operation of the product software and hardware.

Step 1: Connect the EZ-KIT Lite board to a personal computer (PC) running CCES using one of two options: an Analog Devices emulator or via the debug agent.

## Using an Emulator:

1. Plug one side of the USB cable into the USB connector of the emulator. Plug the other side into a USB port of the PC running CCES.
2. Attach the emulator to the header connector ZP4 (labeled JTAG) on the EZ-KIT Lite board.

## Using the on-board Debug Agent:

1. Plug one side of the USB cable into the USB connector of the debug agent ZJ1 (labeled USB).
2. Plug the other side of the cable into a USB port of the PC running CCES.

## CCES Install and Session Startup

Step 2: Attach the provided cord and appropriate plug to the 7.5 V power adaptor.

1. Plug the jack-end of the power adaptor into the power connector 37 (labeled 7.5V) on the EZ-KIT Lite board.
2. Plug the other side of the power adaptor into a power outlet. The power LED (labeled LED7) is lit green when power is applied to the board.
3. Power the emulator (if used). Plug the jack-end of the assembled power adaptor into the emulator and plug the other side of the power adaptor into a power outlet. The enable/power is lit green when power is applied.

Step 3 (if connected through the debug agent): Verify that the yellow USB monitor LED (labeled ZLED3) is on. This signifies that the board is communicating properly with the host PC and ready to run CCES.

## Session Startup

It is assumed that the CrossCore Embedded Studio software is installed and running on your PC.

Note: If you connect the board or emulator first (before installing CCES) to the PC, the Windows driver wizard may not find the board drivers.

1. Navigate to the CCES environment via the Start menu.

Note that CCES is not connected to the target board.

## Using the ADSP-BF548 EZ-KIT Lite

2. Use the system configuration utility to connect to the EZ-KIT Lite board.

If a debug configuration exists already, select the appropriate configuration and click Apply and Debug or Debug. Go to step 8.

To create a debug configuration, do one of the following:

- Click the down arrow next to the little bug icon, select Debug Configurations
- Choose Run > Debug Configurations.

The Debug Configuration dialog box appears.
3. Select CrossCore Embedded Studio Application and click $\stackrel{\rightharpoonup}{4}$ (New launch configuration).

The Select Processor page of the Session Wizard appears.
4. Ensure Blackfin is selected in Processor family. In Processor type, select ADSP-BF548. Click Next.

The Select Connection Type page of the Session Wizard appears.
5. Select one of the following:

- For standalone debug agent connections, EZ-KIT Lite and click Next.
- For emulator connections, Emulator and click Next.

The Select Platform page of the Session Wizard appears.

## CCES Install and Session Startup

6. Do one of the following:

- For standalone debug agent connections, ensure that the selected platform is ADSP-BF548 EZ-KIT Lite via Debug Agent.
- For emulator connections, choose the type of emulator that is connected to the board.

7. Click Finish to close the wizard.

The new debug configuration is created and added to the program(s) to load list.
8. In the Program(s) to load section, choose the program to load when connecting to the board. If not loading any program upon connection to the target, do not make any changes.

Note that while connected to the target, there is no way to choose a program to download. To load a program once connected, terminate the session.

To delete a configuration, go to the Debug Configurations dialog box and select the configuration to delete. Click $x$ and choose Yes when asked if you wish to delete the selected launch configuration. Then Close the dialog box.

## (1)

 To disconnect from the target board, click the terminate button (red box) or choose Run > Terminate.To delete a session, choose Target > Session > Session List. Select the session name from the list and click Delete. Click OK.

## VisualDSP++ Install and Session Startup

For information about VisualDSP ++ and to download the software, go to www. analog.com/VisualdSP.

(1)
There are two USB interfaces on the ADSP-BF548 EZ-KIT Lite. Be sure to use the debugger's interface (labelled ZJ1, USB Debug Agent) when connecting your computer to the board with provided USB cable. The other USB interface (labelled USB-OTG) is for applications use.

1. Verify that the yellow USB monitor LED (ZLED3, located near the USB connector) is lit. This signifies that the board is communicating properly with the host PC and is ready to run VisualDSP++.
2. If you are running VisualDSP++ for the first time, navigate to the VisualDSP++ environment via the Start > Programs menu. The main window appears. Note that VisualDSP++ does not connect to any session. Skip the rest of this step to step 3.

If you have run VisualDSP++ previously, the last opened session appears on the screen. You can override the default behavior and force VisualDSP++ to start a new session by pressing and holding down the Ctrl key while starting VisualDSP++. Do not release the Ctrl key until the Session Wizard appears on the screen. Go to step 4.
3. To connect to a new EZ-KIT Lite session, start Session Wizard by selecting one of the following.

- From the Session menu, New Session.
- From the Session menu, Session List. Then click New Session from the Session List dialog box.
- From the Session menu, Connect to Target.


## VisualDSP++ Install and Session Startup

4. The Select Processor page of the wizard appears on the screen. Ensure Blackfin is selected in Processor family. In Choose a target processor, select ADSP-BF548. Click Next.
5. The Select Connection Type page of the wizard appears on the screen. Select EZ-KIT Lite and click Next.
6. The Select Platform page of the wizard appears on the screen.

Ensure that the selected platform is ADSP-BF548 EZ-KIT Lite via Debug Agent. Specify your own Session name for your session or accept the default name.

The session name can be a string of any length; although, the box displays approximately 32 characters. The session name can include space characters. If you do not specify a session name, VisualDSP++ creates a session name by combining the name of the selected platform with the selected processor. The only way to change a session name later is to delete the session and to open a new session.

## Click Next.

7. The Finish page of the wizard appears on the screen. The page displays your selections. Check the selections. If you are not satisfied, click Back to make changes; otherwise, click Finish. VisualDSP++ creates the new session and connects to the EZ-KIT Lite. Once connected, the main window's title is changed to include the session name set in step 6.
(1)

To disconnect from a session, click the disconnect button
 or select Session > Disconnect from Target.

To delete a session, select Session > Session List. Select the session name from the list and click Delete. Click OK.

## CCES Evaluation License

The ADSP-BF548 EZ-KIT Lite software is part of the Board Support Package (BSP) for the Blackfin ADSP-BF54x family. The EZ-KIT Lite is a licensed product that offers an unrestricted evaluation license for 90 days after activation. Once the evaluation period ends, the evaluation license becomes permanently disabled. If the evaluation license is installed but not activated, it allows 10 days of unrestricted use and then becomes disabled. The license can be re-enabled by activation.

An evaluation license can be upgraded to a full license. Licenses can be purchased from:

- Analog Devices directly. Call (800) 262-5645 or 781-937-2384 or go to:
http://www.analog.com/buyonline.
- Analog Devices, Inc. local sales office or authorized distributor. To locate one, go to:
http://www.analog.com/salesdir/continent.asp.

(i)The EZ-KIT Lite hardware must be connected and powered up to use CCES with a valid evaluation or full license.

## VisualDSP++ Evaluation License

The ADSP-BF548 EZ-KIT Lite installation is part of the VisualDSP++ installation. The EZ-KIT Lite is a licensed product that offers an unrestricted evaluation license for the first 90 days. Once the initial unrestricted 90-day evaluation license expires:

- VisualDSP++ restricts a connection to the ADSP-BF548 EZ-KIT Lite via the USB debug agent interface only. Connections to simulators and emulation products are no longer allowed.


## Lockbox Key Security Features

- The linker restricts a user's program to 60 KB of memory for code space with no restrictions for data space.

(i)To avoid errors when opening VisualDSP++, the EZ-KIT Lite hardware must be connected and powered up. This is true for using VisualDSP++ with a valid evaluation or full license.

## Lockbox Key Security Features

Blackfin processors feature Lockbox ${ }^{\circledR}$ secure technology: hard-ware-enabled code security and content protection for one-time programmable (OTP) memory. Customers purchasing Blackfin processors can program their own customer public key in OTP.

The ADSP-BF548 EZ-KIT Lites are evaluation boards with the Lockbox key pre-programmed and publicly documented-the burden of key generation and OTP programming of public keys is removed from the customer. Customers can still program other areas of OTP memory on the ADSP-BF548 EZ-KIT Lite. Analog Devices publicly document the EZ-KIT Lite's public and private key pair for customer evaluation and support of the Lockbox feature, all while avoiding any keys information exchange. As a result, there is no confidentiality associated with the Lockbox key on EZ-KIT Lites.

To demonstrate Lockbox features using an EZ-KIT Lite, you must use the keys that are provided pre-programmed on your EZ-KIT Lite.
$\theta$
Use the EZ-KIT Lite key pair to generate a demo and then provide the keys to the demo users. Note that the EZ-KIT Lite cannot be used to secure any confidential information. If you wish to create a demo with confidential keys, you must build your own Blackfin board and personalize it with your own keys.

## Using the ADSP-BF548 EZ-KIT Lite

## Memory Map

The ADSP-BF548 processor has internal static random access memory (SRAM), used for instruction or data storage; see Table 1-1. The internal memory details can be found in the ADSP-BF54x Blackfin Processor Hardware Reference.

The ADSP-BF548 EZ-KIT Lite board includes five types of external memory: double data rate (DDR), serial peripheral interconnect (SPI), burst flash, NAND, and secure digital (SD); see Table 1-2. For more information about a specific memory type, refer to the respective section in this chapter.

Table 1-1. EZ-KIT Lite Internal Memory Map

| Start Address | Content |
| :---: | :---: |
| 0xEF00 0000 | BOOT ROM (4K BYTE) |
| OxEF00 1000 | Reserved |
| 0xFEB0 0000 | L2 SRAM (128K BYTE) |
| 0xFEB2 0000 <br> 0xFF40 0000 <br> 0xFF40 4000 <br> 0xFF40 8000 <br> 0xFF50 0000 <br> 0xFF50 4000 <br> 0xFF50 8000 <br> 0xFF60 0000 <br> 0xFF60 4000 <br> 0xFF60 8000 <br> 0xFF60 C000 <br> 0xFF61 0000 <br> 0xFF61 4000 <br> 0xFF70 0000 <br> 0xFF70 1000 | Reserved |
| 0xFF80 0000 | L1 DATA BANKA SRAM (16K BYTE) |
| 0xFF80 4000 | L1 DATA BANKA SRAM/CACHE (16K BYTE) |

## Memory Map

Table 1-1. EZ-KIT Lite Internal Memory Map (Cont'd)

| Start Address | Content |
| :--- | :--- |
| 0xFF80 8000 | Reserved |
| 0xFF90 0000 | L1 DATA BANKB SRAM (16K BYTE) |
| 0xFF90 4000 | L1 DATA BANKB SRAM/CACHE (16K BYTE) |
| 0xFF90 8000 | Reserved |
| 0xFFA0 0000 | L1 DATA BANKA LOWER SRAM (16K BYTE) |
| 0xFFA0 4000 | L1 DATA BANKA UPPER SRAM (16K BYTE) |
| 0xFFA0 8000 | Reserved |
| 0xFFA0 C000 | Reserved |
| 0xFFA1 0000 | L1 INSTRUCTION SRAM/CACHE (16K BYTE) |
| 0xFFA1 4000 <br> 0xFFA1 8000 <br> 0xFFA1 C000 <br> 0xFFA2 0000 | L1 INSTRUCTION BANKB ROM (64K BYTE) |
| 0xFFA2 4000 |  |
| 0xFFB0 0000 | Reserved |
| 0xFFB0 1000 | L1 SCRATCHPAD SRAM (4K BYTE) |
| 0xFFC0 0000 | Reserved |
| 0xFFE0 0000 | SYSTEM MMR REGISTERS |

Table 1-2. EZ-KIT Lite External Memory Map

| Start Address | End Address | Content |
| :--- | :--- | :--- |
| $0 \times 00000000$ | $0 \times 03$ FF FFFF | SDRAM bank 0 (SDRAM) <br> See "DDR Interface" on page 1-15. |
| $0 \times 20000000$ | $0 \times 20$ FF FFFF | ASYNC memory bank 0 <br> See "Burst Flash Memory Interface" on page 1-17. |
| $0 \times 24000000$ | $0 \times 2400$ 007F | ASYNC memory bank 1 <br> See "Ethernet Interface" on page 1-24. |
| $0 \times 28000000$ | $0 \times 2$ BFF FFFF | ASYNC memory bank 2 |

Table 1-2. EZ-KIT Lite External Memory Map (Cont'd)

| Start Address | End Address | Content |
| :--- | :--- | :--- |
| $0 \times 2$ C00 0000 | $0 \times 2$ FFF FFFF | ASYNC memory bank 3 |
| $0 \times 30000000$ | $0 \times$ EEFF FFFF | Reserved |

## DDR Interface

The ADSP-BF548 processor holds a built-in double data rate (DDR) SDRAM controller, which connects to a Micron MT46V32M16 $32 \mathrm{M} \times 16$ bits ( 64 MB ) DDR memory chip. The controller connects to the DDR memory bank 0 via the $\overline{\operatorname{DDRCSO}}$ signal of the processor. The DDR memory chip is the only device connected to the processor's DDR interface. The DDR interface can operate at a maximum system clock (SCLK) frequency of 133 MHz .

There is a trade-off between selecting the maximum core clock (CCLK) of the processor and the maximum system clock. Consequently, the respective control registers must be initialized appropriately to get either maximum CCLK or maximum SCLK.

When you are in a CCES or VisualDSP++ session and connected to the EZ-KIT Lite board via the USB debug agent, the DDR registers are configured automatically with values listed in Table 1-3 each time the processor is being reset. The values are used whenever DDR bank 0 is accessed through the debugger (for example, when viewing memory windows or loading a program).

## DDR Interface

To disable the automatic setting of the DDR registers, do one of the following:

- CCES users, choose Target > Settings > Target Options and clear the Use XML reset values check box.
- VisualDSP++ users, choose Settings > Target Options and clear the Use XML reset values check box.

For more information on changing the reset values, refer to the online help.

Table 1-4 shows configuration of the PLL registers using a 120 MHz SCLK and a 133 MHz SCLK. The PLL_CTL and PLL_DIV registers need to be initialized in the user code to achieve maximum performance.

Please remember that the DDR control register values in Table 1-3 are for the SCLK set between 83 MHz and 133 MHz .

Table 1-3. DDR Default Settings With an 83 MHz to 133 MHz SCLK

| Register | Value | Function |
| :---: | :---: | :---: |
| EBIU_DDRCTLO | 0x218A8287 | ```Calculated with SCLK \(=83 \mathrm{MHz}\) to 133 MHz 16-bit data path External buffering timing disabled tRC \(=8\) SCLK cycles tRAS \(=6\) SCLK cycles tRP = 2 SCLK cycles tRFC \(=10\) SCLK cycles tREFI \(=0 \times 0287\) clock cycles``` |
| EBIU_DDRCTL1 | 0×20022222 | tWTR $=2$ SCLK cycles <br> Device size $=512 \mathrm{Mbit}$ <br> Device width = 16 bits <br> Ext. banks = CSO only <br> Data width $=16$ bits <br> tWR $=2$ SCLK cycles <br> tMRD $=2$ SCLK cycles <br> tRCD $=2$ SCLK cycles |

Table 1-3. DDR Default Settings With an 83 MHz to 133 MHz SCLK (Cont'd)

| Register | Value | Function |
| :--- | :--- | :--- |
| EBIU_DDRCTL2 | $0 \times 00000021$ | Processor default values |
| EBIU_AMGCTL | $0 \times 0009$ | Enables the EBIU of the processor to generate a clock <br> out for all memory banks |

Table 1-4. PLL Register Settings

| Register | SCLK = $\mathbf{1 3 3} \mathbf{~ M H z}$ <br> CCLK $=\mathbf{4 0 0} \mathbf{~ M H z}$ | SCLK $=\mathbf{1 2 0} \mathbf{~ M H z}$ <br> CCLK $=\mathbf{6 0 0} \mathbf{~ M H z}$ |
| :--- | :--- | :--- |
| PLL_CTL | $0 \times 2000$ | $0 \times 3000$ |
| PLL_DIV | $0 \times 3$ | $0 \times 5$ |

An example program is included in the EZ-KIT Lite installation directory to demonstrate how to setup and access the DDR interface. For more information on how to initialize the registers after a reset, search the online help for "reset values".

## Burst Flash Memory Interface

The burst flash memory interface of the ADSP-BF548 EZ-KIT Lite holds a 16 MB ( $16 \mathrm{M} \times 16$-bits) Intel PC28F128K3C115 chip. Flash memory connects gluelessly to the processor and is mapped to the processor's external bank 0 . This is accomplished by mapping the flash memory's chip enable pin to the $\overline{A M S O}$ memory select pin of the processor. The address range for flash memory is $0 \times 20000000$ to $0 \times 20 \mathrm{FF}$ FFFF.

Flash memory is pre-loaded with boot code for the blink and power-on-self test (POST) programs. For more information, refer to "Power-On-Self Test" on page 1-33.

## NAND Flash Interface

By default, the EZ-KIT Lite boots from 16-bit burst flash memory. The processor boots from the burst flash if the boot mode select switch (SW1) is set to a position of 1 (see "Boot Mode Select Switch (SW1)" on page 2-15).

The flash memory code can be modified. For instructions, refer to the online help and example program included in the EZ-KIT Lite installation directory.

## NAND Flash Interface

The ADSP-BF548 processor is equipped with an internal NAND flash controller, which allows the 2 Gbit ST Micro NAND02 device to be attached gluelessly to the processor. NAND flash is attached via the processor's specific NAND flash control lines and external eight-bit data bus on the EBIU interface. NAND flash shares the data bus with burst flash memory, Ethernet controller, ATAPI hard drive, and expansion interface. You can write to each of the mentioned peripherals, one peripheral at a time.

Refer to the ST Microelectronics Web site at http://www. st.com for more information.

An example program is included in the EZ-KIT Lite installation directory to demonstrate how to setup and access the NAND flash interface.

## SPI Interface

The ADSP-BF548 processor has three serial peripheral interconnect (SPI) ports that share multi-function I/O pins. The processor's SPI port 0 connects directly to serial flash memory, AD7877 touchscreen controller, and expansion interface.

# Using the ADSP-BF548 EZ-KIT Lite 

Serial flash memory is a 16 Mb ST Micro M25P16 device, which is selected using the SPIOSEL1 flag pin of the processor. SPI flash memory is pre-loaded with boot code for the blink and POST programs. For more information, refer to "Power-On-Self Test" on page 1-33. By default the EZ-KIT Lite boots from the 16 -bit flash burst memory. The SPI flash can be used to boot up the processor by setting the boot mode select switch (SW1) to position 3 (see "Boot Mode Select Switch (SW1)" on page 2-15).

The SPI flash code can be modified. For instructions, refer to the online help and example program included in the EZ-KIT Lite installation directory.

The AD7877 touchscreen controller for the LCD can be selected using the SPIOSEL2 flag pin of the processor. For more information, refer to "Touchscreen Interface" on page 1-22.

SPI ports 0 and 2 of the processor also connect to the expansion interface and can be accessed with an EZ-Extender ${ }^{\circledR}$ board that interfaces with the ADSP-BF548 EZ-KIT Lite. When using SPI port 0, use the processor's SPIOSEL3 flag pin on an EZ-Extender because SPIOSE11 and SPIOSEL2 are dedicated for the serial flash and touchscreen controller, respectively.

Refer to the ST Microelectronics Web site at http://www. st.com for more information.

## SD Interface

The ADSP-BF548 processor has a secure digital (SD) interface. The interface consists of a CLK pin, a command pin, and a four-bit data bus. The SD interface of the processor gluelessly connects to the on-board memory. The SD interface pins are not shared with other peripherals on the board. The memory can be written to in both one-bit and four-bit modes. The EZ-KIT Lite is accompanied with a 256 MB SD memory card plugged into the SD memory card connector ( J 5 ). For more information, refer to "SD Memory Card Connector (J5)" on page 2-35.

## EPPI Interface

An example program is included in the EZ-KIT Lite installation directory to demonstrate how to setup and access the SD interface.

## EPPI Interface

The ADSP-BF548 processor provides up to three enhanced parallel peripheral interfaces (EPPIs), supporting data widths up to 24 bits. Each EPPI interface is a half-duplex, bi-directional bus consisting of up to 24 bits of data, a dedicated clock, and synchronization signals. The EZ-KIT Lite board utilizes two EPPI ports. One port connects to a TFT LCD module, while the other port connects to the expansion interface and STAMP connector.

The PPIO interface is configured to output 18-bit or 24-bit data to an LCD module (see "LCD Module Interface" on page 1-21). The PPI0 interface also connects to the expansion interface and can be used with an EZ-Extender board. When using the PPIO interface with an EZ-Extender board, the PPIO signals can be disconnected from the LCD module via the SW14 and SW17 switches. Refer to "LCD/PPI Configuration Switch (SW14)" on page 2-21 and "LCD Module Configuration (SW17)" on page 2-23 for more information.

The PPII interface connects to the LCD, STAMP connector, and expansion interface. Since the PPII signals are connected to multi-function pins, the signals also can be configured for the host port and keypad interfaces. Refer to "Keypad Interface" on page 1-23 for more information.

The PPII interface has a dedicated clock, generated either internally or externally and configured independently by software via the PPI1_SEL signal, which connects to PJ13. The clock source is the on-board 27 MHz oscillator or an external source via the expansion interface. The PPI1_SEL signal is configured via the SW14 switch. Refer to "LCD/PPI Configuration Switch (SW14)" on page 2-21 for more information.

## Using the ADSP-BF548 EZ-KIT Lite

## LCD Module Interface

The EZ-KIT Lite features a Sharp LQ043T1DG01 TFT LCD module. This is a 4.3 " landscape display with a resolution of $480 \times 272$ and a color depth of 18 or 24 bits.

Table 1-5 lists the register values when the PPIO interface is configured for the LCD module. The values are obtained from the timing characteristics section of the LQ043T1DG01 data sheet.

Table 1-5. LCD Module Interface Settings

| EPPI Register | Name | Data Sheet Symbol | Value |
| :--- | :--- | :--- | :--- |
| EPPI0_LINE | Samples per line | TH | 525 |
| EPPI0_FRAME | Lines per frame | TV | 286 |
| EPPI0_FS1W_HBL | Frame sync 1 width | THp | 41 |
| EPPI0_FS1P_AVPL | Frame sync 1 period | TH | 525 |
| EPPI0_HDELAY | Horizontal delay | THp + THf | $43 \quad(41+2)$ |
| EPPI0_HCOUNT | Horizontal transfer count | THd | 480 |
| EPPI0_FS2W_LVB | Frame sync 2 width | TH x TVp | $5250 \quad\left(\begin{array}{l}525 \times 10) \\ \hline \text { EPPI0_FS2P_LAVF }\end{array}\right.$ |
| Frame sync 2 period | Hx TV | $150150 \quad(525 \times$ <br> $286)$ |  |
| EPPI0_VDELAY | Vertical delay | TVp + TVf | $12 \quad(10+2)$ |
| EPPI0_VCOUNT | Vertical transfer count | TVd | 272 |
| EPPI0_CLKDIV | Clock divide register | N/A | $0 \times 07$ |
| EPPI0_CONTROL <br> $(18 ~ b i t) ~$ | Control | N/A | $0 \times 12$ EE2F |
| EPPI0_CONTROL <br> $(24 ~ b i t) ~$ | Control | N/A | $0 \times 136$ E2F |

## Touchscreen Interface

The LCD module connects to the EPPIO port. The LCD interface can be configured to run in either 18 -bit or 24 -bit mode:

- In 24-bit mode, 16 M colors are possible, and the PPI data is mapped as eight bits each of red, green, and blue. The D5-D0 signals of EPPII are not available because the signals share pins with D18-23 of EPPIO.
- In 18 -bit mode, 256 K colors are possible, and the PPI data is mapped as six bits each of red, green, and blue. Since the LCD is a 24-bit display, the lower two least significant bits of red, green, and blue are tied low.

Refer to "LCD Module Configuration (SW17)" on page 2-23 for information on how to configure the board for 18-bit or 24-bit mode.

The LCD module can be disconnected from PPIO by disabling signals on SW14 and SW17. Refer to "LCD/PPI Configuration Switch (SW14)" on page 2-21 and "LCD Module Configuration (SW17)" on page 2-23 for more information.

The DISP signal is generated internally by software via PE3.
An example program is included in the EZ-KIT Lite installation directory to demonstrate how to setup and access the LCD module.

## Touchscreen Interface

The AD7877 touchscreen controller connects to the SPIO interface. The controller provides the $X$ and $Y$ positions, as well as a measurement for the pressure applied to the touchscreen. The touchscreen can be used with either a stylus or a finger.

## Using the ADSP-BF548 EZ-KIT Lite

The AD7877touchscreen controller connects to the SPI0 interface via the SPIOSEL2 control signal. Two interrupt signals connect to the device:

- The data available output (DAV) signal is mapped to PB4 and is used to notify the ADSP-BF548 processor that the new ADC data is available in the results register.
- The pen interrupt (PENIRQ) signal is mapped to PB5 and is used to notify the ADSP-BF548 processor that the screen has been touched.

Refer to "LCD/PPI Configuration Switch (SW14)" on page 2-21 for information on how to configure the interrupt signals.

The STOPACQ pin connects to PPIOFS1. The STOPACQ signal is used to ensure that an acquisition never occurs during the noisy period when the LCD is being updated.

An example program is included in the EZ-KIT Lite installation directory to demonstrate how to setup and access the touchscreen controller.

## Keypad Interface

The EZ-KIT Lite features a $4 \times 4$ keypad assembly connected to the keypad interface of the ADSP-BF548 processor. The keypad connects to the EZ-KIT Lite via a nine-pin connector (P1). The keypad interface of the processor shares the same multi-function pins as the EPPI1 port and the host interface. Consequently, the same keypad pins connect to the host connector, PPI connector, and expansion interface. If you need to use the processor's pins for functions other than keypad, simply disconnect the keypad via the eight-position keypad switch (SW2). For more information, see "Keypad Enable Switch (SW2)" on page 2-16.

An example program is included in the EZ-KIT Lite installation directory to demonstrate how to setup and access the keypad interface.

## Rotary Encoder Interface

## Rotary Encoder Interface

The ADSP-BF548 processor has a built-in, up-down counter with support for a rotary encoder. The three-wire rotary encoder interface connects to the rotary switch (SW3) and host connector. The rotary encoder can be turned clockwise for the up function, counter clockwise for the down function, or can be used as a push button for clearing the counter.

If you need to use the processor pins for the host interface, disconnect the rotary encoder switch via the four-position rotary enable switch (SW4). For more information, see "Rotary Encoder Enable Switch (SW4)" on page 2-17.

An example program is included in the EZ-KIT Lite installation directory to demonstrate how to setup and access the rotary encoder interface.

## Ethernet Interface

The EZ-KIT Lite has a fully functional, high-performance, single-chip Ethernet controller with HP Auto-MDIX and is fully compliant with IEEE 802.2/802.2u standards. The SMSC LAN9218 chip contains an integrated Ethernet MAC and PHY, supports 10BASE-T and 100BASE-TX operations. The part is attached gluelessly to the ADSP-BF548 processor via the asynchronous memory bus and is mapped directly to the processor's AMS1 memory bank. The valid address range for the Ethernet chip access is $0 \times 24000000$ through $0 \times 2400007 F$. The IRQ signal of the Ethernet chip is mapped to the PE8 flag pin of the processor and is connected via the SW16 switch position 3. If PE8 needs to be used elsewhere on the board, turn off the SW16 switch to disconnect it from the Ethernet chip. For more information, see "Peripheral Control Enable (SW16)" on page 2-22.

The Ethernet chip is pre-loaded with a MAC address for the EZ-KIT Lite. The MAC address is stored in the Ethernet serial ROM (U12) and can be
found on a sticker on the bottom side of the EZ-KIT Lite. The serial ROM is connected directly to the LAN9218 and is accessed via the Ethernet chip only.

The PHY portion of the Ethernet chip connects to a Pulse HX1 188 (U15) magnetics, then to a standard RJ-45 Ethernet connector (J4). For more information, see "Ethernet Connector (J4)" on page 2-34.

Example programs are included in the EZ-KIT Lite installation directory to demonstrate the Ethernet interface.

## Audio Interface

The audio interface of the EZ-KIT Lite consists of an Analog Devices AD1980 audio codec and its associated passive components. The AD1980 is a AC'97 2.3 compliant SoundMAX codec that supports 5.1 surround sound. The codec carries integrated DACs and requires minimal external circuitry. The codec connects to the ADSP-BF548 processor via the processor's serial port 0 ; the port is dedicated for the audio interface and does not connect to anything else on the board.

The codec connects to multiple connectors which allow you to get audio IN and OUT signals. Connector J 10 can be used as a line or head phone out. J 10 also can be configured via software as the front surround left and right channel or a 5.1 surround system. Connector 39 has two locations for plugging in 3.5 mm cables. The top location is the center channel on the left channel and the LFE out on the right channel. The bottom location of 39 is left and right back surround channels for a 5.1 surround system. Similarly to J , J 8 has two locations for 3.5 mm cables. The top location is for a stereo microphone, and the bottom location is for a stereo line in.

For more information, see "Dual Audio Connectors (J8 and J9)" on page 2-36 and "Audio Connector (J10)" on page 2-36.

## ATAPI Interface

The EZ-KIT Lite is shipped with a headphone and multiple 3.5 mm cables, which allow you to run the example programs provided in the EZ-KIT Lite installation directory and learn about the audio interface.

For more information on the AD1980 codec, go to AD1980.

## ATAPI Interface

The ADSP-BF548 processor has a built-in advanced technology attachment packet interface (ATA/ATAPI-6) controller that can be attached to any peripherals that support ATAPI standards. The EZ-KIT Lite is shipped with a 2.5 " Toshiba 5V 80GB ATAPI hard disk drive. The ATAPI interface shares pins with other peripherals on the EZ-KIT Lite. Consequently, the ATAPI interface of the processor can connect to an ATAPI device (hard drive) via the PPI port pins or the external address and data bus. The EZ-KIT Lite is wired such that it connects the ATAPI hard drive to the processor via the external address and data bus.

Two external 5 V tolerant bus switches ( U 4 and U 24 ) are used between the 3.3 V processor signals and the 5 V ATPI hard drive. U 24 connects to all control signals of the ATAPI controller and is always enabled. $\cup 4$ connects to the 16 -bit data bus of the processor and is enabled with simple signal conditioning:

- When you write data to the hard drive, the FET switch U4 automatically connects the two devices together.
- When you do not use the ATAPI interface, the FET switch U4 is disconnected, and the processor does not see the capacitive load or the net traces associated with the hard disk drive.

Example programs are included in the EZ-KIT Lite installation directory to demonstrate the ATAPI controller and hard disk drive operations. For more information about Toshiba MK4032GAX, refer to the data sheet provided by the product's manufacturer.

## Using the ADSP-BF548 EZ-KIT Lite

For more information on the ATAPI interface, refer to the ADSP-BF54x Blackfin Processor Hardware Reference.

## USB OTG Interface

The ADSP-BF548 processor has a built-in, high-speed USB on-the-go (OTG) interface and integrated PHY. This interface connects to a 24 MHz clock (U13), has surge protection, and can be configured as a host or device. When in device mode, the USB 5V regulator (VR1) and FET switch (U39) are turned 0FF. When in host mode, the USB 5 V regulator and FET are turned 0 N and can supply 5 V at 500 mA .

The control mechanism to turn the two devices 0 N and 0 FF are via the PE7 flag pin of the processor. By default PE7 is set low or a logic ' 0 ' via a pull-down resistor, and both devices are turned OFF. If you are not using the USB OTG interface and would like to use the PE7 flag pin for other purposes, turn 0FF position 2 on the SW16 switch. This disconnects the PE7 flag pin from both the VR1 regulator and U39 FET. For more information, see "Peripheral Control Enable (SW16)" on page 2-22.

The USB OTG interface has a mini-AB connector (P4); cables that plug into P4 are shipped with the EZ-KIT Lite.

Use the example programs in the EZ-KIT Lite installation directory to learn about the ADSP-BF548 processor's device and host modes. For more information on the USB interface, refer to the ADSP-BF548
Blackfin Processor Hardware Reference.

## UART Interface

The ADSP-BF548 processor has four built-in universal asynchronous receiver transmitters (UARTs). UART3-0 share the same processor pins as other peripherals on the EZ-KIT Lite. As a result, not all of the UARTs are available on the board: UARTO is not available on the board.

## CAN Interface

UART1 has full RS-232 functionality via the Analog Devices 3.3V ADM3202 (U32) line driver and receiver. The UART can be disconnected from the ADM3202 bit by turning 0FF all positions on the SW7 switch. See "UART Enable Switch (SW7)" on page 2-19. When using UART1, jumpers JP1 and JP12 should not be installed. JP1 is a UART loopback jumper and should be installed only when running the POST program. JP12 is installed when you are not using the UART and need to use PP1FS3. See "UART1 Loopback Jumper (JP1)" on page 2-26 and "PPI1FS3 Pull-down Jumper (JP12)" on page 2-30 for more information.

UART 2 and UART3 are connected to the expansion interface. UART3 of the processor also is available via a STAMP connector (P12). See "UART3 Connector (P12)" on page 2-41.

Example programs are included in the EZ-KIT Lite installation directory to demonstrate UART and RS-232 operations.

For more information on the UART interface, refer to the ADSP-BF548 Blackfin Processor Hardware Reference.

## CAN Interface

The Controller Area Network (CAN) interface contains two Philips TJA1041 high-speed CAN transceivers. The two transceivers are connected to the CAN0 and CAN1 ports of the processor. Either of the CAN ports can be used to transmit or receive data. The PCO programmable flag connects to the error and power-on indication output of CANO (CANO_ERR). The PC5 programmable flag connects to the error and power-on indication output of CAN1 (CAN1_ERR). The transmit and receive pins for both transceivers connect to the dedicated CANO and CAN1 transmit and receive pins of the processor.

The Cano interface can be disconnected from the processor by turning 0FF positions 1 though 4 of the SW6 switch. Similarly, the CAN1 interface can be disconnected from the processor by turning 0FF positions 1 though 4 of
the SW15 switch. When 0FF, the signals can be used elsewhere on the board. See "CAN0 Enable Switch (SW6)" on page 2-18 and "CAN1 Enable Switch (SW15)" on page 2-22 for more information.

The CAN interface contains two 4-position modular connectors (see "CAN Connectors (J11 and J12)" on page 2-36).

Example programs are included in the EZ-KIT Lite installation directory to demonstrate CAN circuit operation.

## Host Interface

The host DMA port of the Blackfin processor is available via a IDC $16 \times 2$ header (P3) on the EZ-KIT Lite. The port allows a host device external to the Blackfin processor to be a DMA master and transfer data back and forth.

When using the host interface port, the host device is the master, and the Blackfin processor is a DMA slave device. Since the host signals share pins with other peripherals on the EZ-KIT Lite, certain switches and jumpers must be 0 FF in order to use the host interface. When turning the switches or jumpers 0FF, you disable the respective peripherals and are not able to evaluate the peripherals at the same time as the host interface. Table 1-6 describes the jumpers and switches that must be 0FF, the respective host interface signal associated with these jumpers or switches, and the peripherals that are affected by turning these jumpers or switches 0FF.

## RTC Interface

Table 1－6．Host Interface

| Switch or Jumper： | Host Signals Affected： | EZ－KIT Lite Peripheral Affected： |
| :--- | :--- | :--- |
| SW2（all 0FF） | PPI1D［8：15］／HPD［0：7］ | Keypad disabled |
| SW4（all 0FF） | HPACK，HPA，非PCE | Rotary encoder disabled |
| SW5（position 4 0FF） | HPWAIT | Push button 4 disabled |
| SW17（position 3 0FF） | PPI1D［0：5］／HPD［8：13］ | LCD 24－bit mode disabled； <br> LCD 18－bit mode operational |
| JP2（0FF） | \＃\＃HPCE，非HPRD，非HPWR | STAMP interface disabled； <br> LED1－2 can not be used as global status <br> indicators． |

## RTC Interface

The ADSP－BF548 processor has a real－time clock（RTC）and a watchdog timer．Typically the RTC interface is used to implement a real－time watch or a life counter of the time elapsed since the last system reset．The EZ－KIT Lite is equipped with a Panasonic lithium coin 3V 24 MM bat－ tery with a 1000 mAh ．The 3 V battery and the 3.3 V supply of the board are connected to the RTC power pin of the processor．When the EZ－KIT Lite is powered，it uses the board power to supply voltage to the RTC pin． When the EZ－KIT Lite is not powered，it uses the lithium battery to maintain the power to the RTC pin．

The battery allows you to evaluate RTC functionality for the life of the EZ－KIT Lite．You can calculate your application＇s specific power require－ ments and use a much smaller battery in a custom design．

Example programs are included in the EZ－KIT Lite installation directory to demonstrate the RTC features．

Using the ADSP-BF548 EZ-KIT Lite

(1)The EZ-KIT Lite is shipped with a protective Mylar sheet placed between the coin battery and the positive pin of the battery holder. Please remember to remove the Mylar sheet before trying to use RTC functionality of the processor.

For more information on the RTC and watchdog timer, refer to the ADSP-BF548 Blackfin Processor Hardware Reference.

## LEDs and Push Buttons

The EZ-KIT Lite provides four push buttons and six LEDs for gen-eral-purpose I/O.

The six LEDs, labeled LED1 through LED6, are accessed via the PG6-11 pins of the processor. For information on how to program the pins, refer to the ADSP-BF548 Blackfin Processor Hardware Reference.

The four general-purpose push button are labeled PB1 through PB4. The status of each individual button can be read through programmable flag (PF) inputs, PF8-11. A PF reads 1 when a corresponding switch is being pressed. When the switch is released, the PF reads 0 . A connection between the push button and PF input is established through the SW5 DIP switch. See "Push Button Enable Switch (SW5)" on page 2-18 for details.

An example program is included in the EZ-KIT Lite installation directory to demonstrate functionality of the LEDs and push buttons.

## JTAG Interface

The JTAG emulation port allows an emulator to access the processor's internal and external memory through a six-pin interface. The JTAG emulator port of the processor can be accessed via the on-board USB Debug Agent or with an external emulator via the JTAG connector (ZP4). When an external emulator connects to the board, the on-board USB Debug

## Expansion Interface

Agent is disabled. See "JTAG Connector (ZP4)" on page 2-42 for more information.

For more information on emulators, contact Analog Devices or go to: http://www.analog.com/processors/tools/blackfin.

## Expansion Interface

The expansion interface consists of three 90 -pin connectors, $31-3$. These connectors contain a majority of the ADSP-BF548 processor's signals. For the pinout of the connectors, go to "ADSP-BF548 EZ-KIT Lite Schematic" on page B-1. The expansion interface allows an EZ-Extender or a custom-design daughter board to be tested across various hardware platforms. The mechanical dimensions of the expansion connectors can be obtained by contacting Technical Support.

Analog Devices offers many EZ-Extender products. For more information about EZ-Extenders, visit the Analog Devices Web site at: http://www.analog.com/processors/tools/blackfin.

Limits to current and interface speed must be taken into consideration when using the expansion interface. Because current for the expansion interface is sourced from the EZ-KIT Lite, the current should be limited to 1 A for both the 5 V and 3.3 V planes. If more current is required, then a separate power connector and a regulator must be designed on a daughter card. Additional circuitry can add extra loading to signals, decreasing their maximum effective speed.

(i)
Analog Devices does not support and is not responsible for the effects of additional circuitry.

## Power Measurements

Several locations are provided for measuring the current draw from various power planes. Precision 0.05 ohm shunt resistors are available on the VDDINT, VDDEXT, and VDDDDR pins. For current draw measuments, the associated jumper (JP4, JP5, or JP6) should be removed. Once the jumper is removed, the voltage across the resistor can be measured using an oscilloscope. Once voltage is measured, current can be calculated by dividing the voltage by 0.05 . For the highest accuracy, a differential probe should be used for measuring the voltage across the resistor.

For more information, see "VDDINT Power Jumper (JP4)", "VDDEXT Power Jumper (JP5)", and "VDDDDR Power Jumper (JP6)".

## Board Design Database

A.zip file containing all of the electronic information required for the design, layout, fabrication and assembly of the product is available for download from the Analog Devices board design database at: http://www.analog.com/board-design-database.

## Power-On-Self Test

Once assembled, each EZ-KIT Lite is fully tested for an extended period of time with a power-on-self test (POST). The POST tests all EZ-KIT Lite peripherals and validates functionality as well as connectivity to the processor. The POST is loaded into burst flash memory (U5) and can be activated by resetting the board and pressing the associated push button(s). The POST also can be used as a reference for a custom software design or hardware troubleshooting.

When running the POST, you may need to place switches and jumpers in specific test modes. In some instances, such as Ethernet, you may need to

## Example Programs

plug in an Ethernet loopback connector (provided with the EZ-KIT Lite) to run the POST. The user LEDs (LED1-6) will convey whether the specific tests have passed or failed.

The POST program is included in the EZ-KIT Lite installation directory. For more information, refer to the readme file in the POST directory.


The POST program is only available when using VisualDSP++.

## Example Programs

Example programs are provided with the ADSP-BF548 EZ-KIT Lite to demonstrate various capabilities of the product. The programs are included in the product installation kit and can be found in the Examples folder of the installation. Refer to a readme file provided with each example for more information.

CCES users are encouraged to use the example browser to find examples included with the EZ-KIT Lite Board Support Package.

## 2 ADSP-BF548 EZ-KIT LITE HARDWARE REFERENCE

This chapter describes the hardware design of the ADSP-BF548 EZ-KIT Lite board.

The following topics are covered.

- "System Architecture" on page 2-2

Describes the ADSP-BF548 EZ-KIT Lite board configuration and explains how the board components interface with the processor.

- "Programmable Flags" on page 2-3

Shows the locations and describes the programming flags (PFs).

- "Push Button and Switch Settings" on page 2-15

Shows the location and describes the push buttons and switches.

- "Jumpers" on page 2-25

Shows the location and describes the configuration jumpers.

- "LEDs" on page 2-31

Shows the location and describes the LEDs.

- "Connectors" on page 2-33

Shows the locations and provides part numbers for the on-board connectors. In addition, the manufacturer and part number information is provided for the mating parts.

## System Architecture

## System Architecture

This section describes the processor's configuration on the EZ-KIT Lite board (Figure 2-1).


Figure 2-1. System Architecture
This EZ-KIT Lite is designed to test the ADSP-BF548 processor capabilities. The processor has an I/O voltage of 3.3 V . The core voltage of the processor is controlled by the internal voltage regulator.

## ADSP-BF548 EZ-KIT Lite Hardware Reference

The core voltage and clock rate can be set on the fly by the processor. The input clock is 25 MHz . A 32.768 kHz crystal supplies the real-time clock (RTC) inputs of the processor. The default boot mode for the processor is burst flash boot. See "Boot Mode Select Switch (SW1)" on page 2-15 for information on how to change the default boot mode.

## Programmable Flags

The processor has 153 general-purpose input/output (GPIO) signals spread across ten ports (PA, PB, PC, PD, PE, PF, PG, PH, PI, and PJ). The pins are multi-functional and depend on the ADSP-BF548 processor setup. The following tables show how the programmable flag pins are used on the EZ-KIT Lite.

| PA programmable flag pins in Table 2-1 | PF programmable flag pins in Table 2-6 |
| :--- | :--- |
| PB programmable flag pins in Table 2-2 | PG programmable flag pins in Table 2-7 |
| PC programmable flag pins in Table 2-3 | PH programmable flag pins in Table 2-8 |
| PD programmable flag pins in Table 2-4 | PI programmable flag pins in Table 2-9 |
| PE programmable flag pins in Table 2-5 | PJ programmable flag pins in Table 2-10 |

Table 2-1. PA Port Programmable Flag Connections

| Processor Pin | Other Processor Function | EZ-KIT Lite Function |
| :--- | :--- | :--- |
| PA0 | TFS2 | Expansion interface, SPORT2 connector |
| PA1 | DT2SEC /TMR4 | Expansion interface, SPORT2 connector |
| PA2 | DT2PRI | Expansion interface, SP0RT2 connector |
| PA3 | TSCLK2 | Expansion interface, SP0RT2 connector |
| PA4 | RFS2 | Expansion interface, SP0RT2 connector |
| PA5 | DR2SEC /TMR5 | Expansion interface, SP0RT2 connector |
| PA6 | RSCLK2 /TACLK0 | Expansion interface, SPORT2 connector |
| PA7 | Expansion interface, SP0RT2 connector |  |

## Programmable Flags

Table 2-1. PA Port Programmable Flag Connections (Cont'd)

| Processor Pin | Other Processor Function | EZ-KIT Lite Function |
| :--- | :--- | :--- |
| PA8 | TFS3/TACLK1 | Expansion interface, SP0RT3 connector |
| PA9 | DT3SEC /TMR6 | Expansion interface, SP0RT3 connector |
| PA10 | DT3PRI /TACLK2 | Expansion interface, SP0RT3 connector |
| PA11 | TSCLK3/TACLK3 | Expansion interface, SP0RT3 connector |
| PA12 | RFS3/TACLK4 | Expansion interface, SP0RT3 connector |
| PA13 | DR3SEC/TMR7/TACLK5 | Expansion interface, SP0RT3 connector |
| PA14 | DR3PRI /TACLK6 | Expansion interface, SP0RT3 connector |
| PA15 | RSCLK3/TACLK7 and TACI7 | Expansion interface, SP0RT3 connector |

Table 2-2. PB Port Programmable Flag Connections

| Processor Pin | Other Processor Function | EZ-KIT Lite Function |
| :--- | :--- | :--- |
| PB0 | SCL1 | Expansion interface, TWI connector |
| PB1 | SDA1 | Expansion interface, TWI connector |
| PB2 | UART3CTS | Default: PP I 1CLK Mux select via SW14.3. <br> Expansion interface |
| PB3 | UART2TX | Default: audio codec reset via SW16.1. <br> Expansion interface |
| PB4 | UART3TX | Default: LCD data available via SW14.1. <br> Expansion interface |
| PB5 | UART3RX/TACI3 | Default: LCD IRQ via SW14.2. <br> Expansion interface |
| PB6 | SPI2SS/TMR0 | Expansion interface, UART3 connector |
| PB7 | SBP | Expansion interface, UART3 connector |
| PB8 | Default: PB1 via SW5.1. <br> Expansion interface, timers connector, <br> SP0RT2-3 connectors |  |
| PB9 | SPI2SEL1/TMR1 | Default: PB2 via SW5.2. <br> Expansion interface, timers connector, UART3 <br> connector, SP0RT2-3 connectors |

## ADSP-BF548 EZ-KIT Lite Hardware Reference

Table 2-2. PB Port Programmable Flag Connections (Cont'd)

| Processor Pin | Other Processor Function | EZ-KIT Lite Function |
| :--- | :--- | :--- |
| PB10 | SPI2SEL2/TMR2 | Default: PB3 via SW5.3. <br> Expansion interface, timers connector, UART3 <br> connector, SP0RT2-3 connectors |
| PB11 | SPI2SEL3/B00TWAIT | Default: PB4 via SW5.4. <br> Expansion interface, host interface connec- <br> tor. NOR RESET via SW16.4. |
| PB12 | SPI2SCK | Expansion interface |
| PB13 | SPI2MOSI | Expansion interface |
| PB14 | SPIMIS0 | Expansion interface |

Table 2-3. PC Port Programmable Flag Connections

| Processor Pin | Other Processor Function | EZ-KIT Lite Function |
| :--- | :--- | :--- |
| PC0 | TFS0 | Default: CAN0 via SW6.3 <br> SPI connector, TWI connector, SPORT2-3 <br> connectors |
| PC1 | DTOSEC/MMCLK | Not used |
| PC2 | DT0PRI | Audio codec data pin |
| PC3 | TSCLK0 | Audio codec clock pin |
| PC4 | RFS0 | Audio codec sync pin |
| PC5 | DR0SEC/MBCLK | Default: CAN1 via SW15.3 <br> SPI connector, TWI connector, SPORT2-3 <br> connectors |
| PC6 | RSCLK0 | Audio codec data pin |
| PC7 | SD_D0 | Audio codec clock pin |
| PC8 | SD_D1 | SD memory data pin |
| PC9 | SD_D2 | SD memory data pin |
| PC10 | SD_D3 | SD memory data pin |
| PC11 | SD memory data pin |  |

## Programmable Flags

Table 2-3. PC Port Programmable Flag Connections (Cont'd)

| Processor Pin | Other Processor Function | EZ-KIT Lite Function |
| :--- | :--- | :--- |
| PC12 | SD_CLK | SD memory clock pin |
| PC13 | SD_CMD | SD memory command pin |

Table 2-4. PD Port Programmable Flag Connections

| Processor Pin | Other Processor Function | EZ-KIT Lite Function |
| :---: | :---: | :---: |
| PD0 | $\begin{aligned} & \hline \text { PPI1_D0/HOST_D8/ } \\ & \text { TFS1/PPI0_D18 } \end{aligned}$ | Default: LCD module via SW17.3. <br> Host interface connector, expansion interface, PPI 1 connector |
| PD1 | PPI1_D1/HOST_D9/ DT1SEC/PPIO_D19 | Default: LCD module via SW17.3. <br> Host interface connector, expansion interface, PPII connector |
| PD2 | $\begin{aligned} & \text { PPI1_D2/HOST_D10/ } \\ & \text { DT1PRI /PPIO_D20 } \end{aligned}$ | Default: LCD module via SW17.3. <br> Host interface connector, expansion interface, PPI 1 connector |
| PD3 | $\begin{aligned} & \text { PPI1_D3/HOST_D11/ } \\ & \text { TSCLK1/PPIO_D21 } \end{aligned}$ | Default: LCD module via SW17.3. <br> Host interface connector, expansion interface, PPII connector |
| PD4 | $\begin{aligned} & \text { PPI1_D4/HOST_D12/ } \\ & \text { RFS1/PPIO_D22 } \end{aligned}$ | Default: LCD module via SW17.3. <br> Host interface connector, expansion interface, PPI 1 connector |
| PD5 | PPI1_D5/H0ST_D13/ DR1SEC/PPIO_D23 | Default: LCD module via SW17.3. <br> Host interface connector, expansion interface, PPI 1 connector |
| PD6 | PPI1_D6/H0ST_D14/ DR1PRI | Host interface connector, expansion interface, PPI 1 connector |
| PD7 | $\begin{aligned} & \text { PPI 1_D7/HOST_D15/ } \\ & \text { RSCLK1 } \end{aligned}$ | Host interface connector, expansion interface, PPII connector |
| PD8 | $\begin{aligned} & \text { PPI 1_D8/HOST_D0/ } \\ & \text { PPI2_D0/KEY_ROW0 } \end{aligned}$ | Default: keypad via SW2.8. <br> Host interface connector, expansion interface, PPI 1 connector |

## ADSP-BF548 EZ-KIT Lite Hardware Reference

Table 2-4. PD Port Programmable Flag Connections (Cont'd)

| Processor Pin | Other Processor Function | EZ-KIT Lite Function |
| :--- | :--- | :--- |
| PD9 | PPI1_D9/H0ST_D1/ <br> PPI2_D1/KEY_ROW1 | Default: keypad via SW2.7. <br> Host interface connector, expansion inter- <br> face, PPI1 connector |
| PD10 | PPI1_D10/H0ST_D2/ <br> PPI2_D2/KEY_R0W2 | Default: keypad via SW2.6. <br> Host interface connector, expansion inter- <br> face, PPI1 connector |
| PD11 | PPI1_D11/H0ST_D3/ <br> PPI2_D3/KEY_R0W3 | Default: keypad via SW2.5. <br> Host interface connector, expansion inter- <br> face, PPI1 connector |
| PD12 | PPI1_D12/H0ST_D4/ <br> PPI2_D4/KEY_C0L0 | Default: keypad via SW2.4. <br> Host interface connector, expansion inter- <br> face, PPI1 connector |
| PD13 | PPI1_D13/H0ST_D5/ <br> PPI2_D5/KEY_C0L1 | Default: keypad via SW2.3. <br> Host interface connector, expansion inter- <br> face, PPI1 connector |
| PD14 | PPI1_D14/H0ST_D6/ <br> PPI2_D6/KEY_C0L2 | Default: keypad via SW2.2. <br> Host interface connector, expansion inter- <br> face, PPI1 connector |
| PD15 | PPI1_D15/H0ST_D7/ <br> PPI2_D7/KEY_C0L3 | Default: keypad via SW2.1. <br> Host interface connector, expansion inter- <br> face, PPI1 connector |

Table 2-5. PE Port Programmable Flag Connections

| Processor Pin | Other Processor Function | EZ-KIT Lite Function |
| :--- | :--- | :--- |
| PE0 | SPIOSCK/KEY_COL7 | SPI memory, LCD touchscreen controller, <br> expansion interface |
| PE1 | SPIOMIS0/KEY_ROW6 | SPI memory, LCD touchscreen controller, <br> expansion interface |
| PE2 | SPIOMOSI/KEY_C0L6 | SPI memory, LCD touchscreen controller, <br> expansion interface |
| PE3 | SPIOSS/KEY_ROW5 | Default: LCD DISP via SW14.4. <br> Expansion interface |

## Programmable Flags

Table 2-5. PE Port Programmable Flag Connections (Cont'd)

| Processor Pin | Other Processor Function | EZ-KIT Lite Function |
| :--- | :--- | :--- |
| PE4 | SPI0SEL1/KEY_COL5 | Default: SPI memory. <br> Expansion interface |
| PE5 | SPIOSEL2/KEY_R0W4 | Default: LCD touchscreen controller <br> Expansion interface |
| PE6 | SPI0SEL3/KEY_C0L4 | Expansion interface |
| PE7 | UART0TX/KEY_R0W7 | Default: USB OTG VR1 and U39 enable via <br> SW16.2. <br> Expansion interface |
| PE8 | UART0RX/TACI0 | Default: Ethernet IRQ via SW16.3. <br> Expansion interface |
| PE9 | UART1CTS | UART1 serial port via SW7 .3 |
| PE10 | PPI1_CLK | UART1 serial port via SW7.1 |
| PE11 | PPI1_FS1 | Expansion interface, PPI1 connector |
| PE12 | SCL0 | Expansion interface, PPI1 connector |
| PE13 | Expansion interface, PPI1 connector |  |
| PE14 | Expansion interface, SPORT2-3 connectors, <br> PPI1 connector |  |
| PE15 | Expansion interface, SP0RT2-3 connectors, <br> PPI1 connector |  |

Table 2-6. PF Port Programmable Flag Connections

| Processor Pin | Other Processor Function | EZ-KIT Lite Function |
| :--- | :--- | :--- |
| PF0 | PPI0_D0 | Default: LCD module via SW17. <br> Expansion interface |
| PF1 | PPI0_D1 | Default: LCD module via SW17. <br> Expansion interface |
| PF2 | PPI0_D2 | Default: LCD module via SW17. <br> Expansion interface |
| PF3 | PPI0_D3 | Default: LCD module via SW17. <br> Expansion interface |

## ADSP-BF548 EZ-KIT Lite Hardware Reference

Table 2-6. PF Port Programmable Flag Connections (Cont'd)

| Processor Pin | Other Processor Function | EZ-KIT Lite Function |
| :--- | :--- | :--- |
| PF4 | PPI0_D4 | Default: LCD module via SW17. <br> Expansion interface |
| PF5 | PPI0_D5 | Default: LCD module via SW17. <br> Expansion interface |
| PF6 | PPI0_D6 | Default: LCD module via SW17. <br> Expansion interface |
| PF7 | PPI0_D8 | Default: LCD module via SW17. <br> Expansion interface |
| PF8 | PPI0_D9 | Default: LCD module via SW17. <br> Expansion interface |
| PF9 | PPI0_D10 | Default: LCD module via SW17. <br> Expansion interface |
| PF10 | PPI0_D12 | Default: LCD module via SW17. <br> Expansion interface |
| PF11 | Default: LCD module via SW17. <br> Expansion interface |  |
| PF12 | PPI0_D13 | Default: LCD module via SW17. <br> Expansion interface |
| PF13 | Default: LCD module via SW17. <br> Expansion interface |  |
| PF14 | PPI0_D14 | Default: LCD module via SW17. <br> Expansion interface |
| PF15 | Default: LCD module via SW17. <br> Expansion interface |  |

Table 2-7. PG Port Programmable Flag Connections

| Processor Pin | Other Processor Function | EZ-KIT Lite Function |
| :--- | :--- | :--- |
| PG0 | PPI0_CLK/TMRCLK | Default: LCD module via SW17. <br> Expansion interface |
| PG1 | PPI0_FS1 | Default: LCD module via SW17. <br> Expansion interface |

## Programmable Flags

Table 2-7. PG Port Programmable Flag Connections (Cont'd)

| Processor Pin | Other Processor Function | EZ-KIT Lite Function |
| :---: | :---: | :---: |
| PG2 | PPI0_FS2 | Default: LCD module via SW17. Expansion interface |
| PG3 | PPI0_D16 | Default: LCD module via SW17. Expansion interface |
| PG4 | PPI0_D17 | Default: LCD module via SW17. Expansion interface |
| PG5 | $\begin{aligned} & \text { SPI1SEL1/HOST_CE/ } \\ & \text { PPI2_FS2/ CZM } \end{aligned}$ | Default: rotary encoder via SW4.3. Host interface connector SPI connector via JP2 <br> SPORT2 connector via JP2 <br> SPORT3 connector via JP2 <br> PPII connector via JP2 |
| PG6 | $\begin{aligned} & \text { SPI1SEL2/HOST_RD/ } \\ & \text { PPI2_FS1 } \end{aligned}$ | Default: LED1. <br> Expansion interface Host interface connector SPI connector via JP2 <br> SPORT2 connector via JP2 SPORT3 connector via JP2 PPI1 connector via JP2 |
| PG7 | $\begin{aligned} & \text { SPI1SEL3/HOST_WR/ } \\ & \text { PPI2_CLK } \end{aligned}$ | Default: LED2. <br> Expansion interface Host interface connector SPI connector via JP2 SPORT2 connector via JP2 SPORT3 connector via JP2 |
| PG8 | SPIISCK | Default: LED3. <br> Expansion interface SPI connector via JP2 <br> SPORT2 connector via JP2 SPORT3 connector via JP2 PPI1 connector via JP2 |

## ADSP-BF548 EZ-KIT Lite Hardware Reference

Table 2-7. PG Port Programmable Flag Connections (Cont'd)

| Processor Pin | Other Processor Function | EZ-KIT Lite Function |
| :--- | :--- | :--- |
| PG9 | SPI1MIS0 | Default: LED4. <br> Expansion interface <br> SPI connector via JP2 <br> SP0RT2 connector viaJP2 <br> SPORT3 connector via JP2 |
| PPI1 connector via JP2 |  |  |, | PG10 |
| :--- |
|  |
| PG11 |

## Programmable Flags

Table 2-8. PH Port Programmable Flag Connections

| Processor Pin | Other Processor Function | EZ-KIT Lite Function |
| :---: | :---: | :---: |
| PHO | UART1_TX/PPI1_FS3 | Default: UART1 serial port. <br> Expansion interface, PPI 1 connector |
| PH1 | UART1_RX/PPI2_FS3/TACI1 | Default: UART1 serial port via SW7.2. Expansion interface |
| PH2 | ATAPI_RESET/TMR8/ PPIO_FS3 | ATAPI reset; expansion interface |
| PH3 | HOST_ADDR/TMR9 / CUD | Default: rotary encoder via SW4.2. Host interface connector |
| PH4 | HOST_ACK/TMR10/CDG | Default: rotary encoder via SW4.1. Host interface connector |
| PH5 | MTX / DMARO/TACI8 and TACLK8 | Not used |
| PH6 | MRX / DMAR1/TACI9 and TACLK9 | Not used |
| PH7 | MRXON / B00TWAIT /TACI10 and TACLK10 | Expansion interface, host interface connector |
| PH8 | A4 | Address line on burst flash memory, Ethernet controller, expansion interface |
| PH9 | A5 | Address line on burst flash memory, Ethernet controller, expansion interface |
| PH10 | A6 | Address line on burst flash memory, Ethernet controller, expansion interface |
| PH11 | A7 | Address line on burst flash memory, Ethernet controller, expansion interface |
| PH12 | A8 | Address line on burst flash memory, expansion interface |
| PH13 | A9 | Address line on burst flash memory, expansion interface |

## ADSP-BF548 EZ-KIT Lite Hardware Reference

Table 2-9. PI Port Programmable Flag Connections

| Processor Pin | Other Processor Function | EZ-KIT Lite Function |
| :--- | :--- | :--- |
| PI0 | A10 | Address line on burst flash memory, expan- <br> sion interface |
| PI1 | A11 | Address line on burst flash memory, expan- <br> sion interface |
| PI2 | A13 | Address line on burst flash memory, expan- <br> sion interface |
| PI3 | A14 | Address line on burst flash memory, expan- <br> sion interface |
| PI4 | A15 | Address line on burst flash memory, expan- <br> sion interface |
| PI6 | A17 | Address line on burst flash memory, expan- <br> sion interface |
| PI7 | A18 | Address line on burst flash memory, expan- <br> sion interface |
| PI8 | A19 | Address line on burst flash memory, expan- <br> sion interface |
| PI9 | A23 | Address line on burst flash memory, expan- <br> sion interface |
| PI13 | A22 | Address line on burst flash memory, expan- <br> sion interface |
| PI10 | A21 | Address line on burst flash memory, expan- <br> sion interface |
| PI11 | Address line on burst flash memory, expan- <br> sion interface |  |
| PI15 | Address line on burst flash memory, expan- <br> sion interface |  | | Address line on burst flash memory, expan- |
| :--- |
| sion interface |, | Address line on burst flash memory, expan- |
| :--- |
| sion interface |$|$| Clock for burst flash memory |
| :--- |
| ARCK |

## Programmable Flags

Table 2-10. PJ Port Programmable Flag Connections

| Processor Pin | Other Processor Function | EZ-KIT Lite Function |
| :--- | :--- | :--- |
| PJ0 | ARDY /WAIT | WAIT for burst flash memory, expansion <br> interface |
| PJ1 | ND_CE | Chip enable for NAND |
| PJ2 | ND_RB | Ready/busy for NAND |
| PJ3 | ATAPI_DIORB | ATAPI (hard disk drive) interface |
| PJ4 | ATAPI_DIOWB | ATAPI (hard disk drive) interface |
| PJ5 | ATAPI_CS0B | ATAPI (hard disk drive) interface |
| PJ6 | ATAPI_CS1B | ATAPI (hard disk drive) interface |
| PJ7 | ATAPI_DMACKB | ATAPI (hard disk drive) interface |
| PJ8 | ATAPI_DMARQ | ATAPI (hard disk drive) interface |
| PJ9 | ATAPI_INTRQ | ATAPI (hard disk drive) interface |
| PJ10 | ATAPI_I0RDY | ATAPI (hard disk drive) interface |
| PJ11 | BR | Expansion interface |
| PJ12 | BG | Expansion interface |
| PJ13 | BGH | Expansion interface |

## ADSP-BF548 EZ-KIT Lite Hardware Reference

## Push Button and Switch Settings

This section describes operation of the push buttons and switches. The push button and switch locations are shown in Figure 2-2.


Figure 2-2. Push Button and Switch Locations

## Boot Mode Select Switch (SW1)

The rotary switch (SW1) determines the boot mode of the processor.
Table 2-11 shows the available boot mode settings. By default the ADSP-BF548 processor boots from the on-board burst flash memory.

Table 2-11. Boot Mode Select Switch (SW1)

| SW1 Position | Processor Boot Mode |
| :--- | :--- |
| 0 | Idle-no boot |
| 1 | Boot from 16-bit burst flash memory (default) |
| 2 | Boot from 16-bit asynchronous FIFO |

## Push Button and Switch Settings

Table 2-11. Boot Mode Select Switch (SW1) (Cont'd)

| SW1 Position | Processor Boot Mode |
| :--- | :--- |
| 3 | Boot from serial SPI memory |
| 4 | Boot from SPI host device |
| 5 | Boot from serial TWI memory |
| 6 | Boot from TWI host |
| 7 | Boot from UART host |
| $8-9$ | Reserved |
| A | Boot from double-data rate (DDR) SDRAM |
| B, C, D | Reserved |
| E | Boot from 16-bit host DMA |
| F | Boot from eight-bit host DMA |

## Keypad Enable Switch (SW2)

The keypad enable switch (SW2) disconnects the keypad signals from the GPIO pins of the processor. When the switch is 0FF, its associated GPIO signals can be used on the PPII port, host interface, or expansion interface (see Table 2-12).

Table 2-12. Keypad Enable Switch (SW2)

| EZ-KIT Lite Signal | SW2 Switch Position (Default) | Processor Signal |
| :--- | :--- | :--- |
| PPI1D15/HPD7/KPC3 | 1 (0N) | PD15 |
| PPI1D14/HPD6/KPC2 | $2(0 \mathrm{~N})$ | PD14 |
| PPI1D13/HPD5/KPC1 | $3(0 \mathrm{~N})$ | PD13 |
| PPI1D12/HPD4/KPC0 | $4(0 N)$ | PD12 |
| PPI1D11/HPD3/KPR3 | $5(0 N)$ | PD11 |
| PPI1D10/HPD2/KPR2 | $6(0 N)$ | PD10 |

Table 2-12. Keypad Enable Switch (SW2) (Cont'd)

| EZ-KIT Lite Signal | SW2 Switch Position (Default) | Processor Signal |
| :--- | :--- | :--- |
| PPI 1D9 / HPD1 / KPR1 | $7(0 \mathrm{~N})$ | PD9 |
| PPI1D8 / HPD0 / KPR0 | $8(0 \mathrm{~N})$ | PD8 |

## Rotary Encoder with Momentary Switch (SW3)

The rotary encoder can be turned clockwise for an up count or coun-ter-clockwise for a down count. The encoder also features a momentary switch that allows you to zero the counter. The rotary encoder can be disabled from the processor by using the rotary encoder enable switch (SW4). See "Rotary Encoder Enable Switch (SW4)" for more information.

## Rotary Encoder Enable Switch (SW4)

The rotary encoder enable switch (SW4) disconnects the rotary encoder signals from the GPIO pins of the processor. When the switch is OFF, its associated GPIO signals can be used on the host interface (see Table 2-13).

Table 2-13. Rotary Encoder Enable Switch (SW4)

| EZ-KIT Lite Signal | SW4 Switch Position (Default) | Processor Signal |
| :--- | :--- | :--- |
| HPACK/CNTCUD | $1(0 \mathrm{~N})$ | PH4 |
| HPA/CNTCDG | $2(0 \mathrm{~N})$ | PH3 |
| 非HPCE/CNTCZM | $3(0 \mathrm{~N})$ | PG5 |
| N/A | $4(0 \mathrm{FF})$ | N/A |

## Push Button and Switch Settings

## Push Button Enable Switch (SW5)

The push button enable switch (SW5) disconnects the associated push button circuit from the GPIO pins of the processor. When SW5 is 0FF, the associated GPIO signals can be used on the expansion interface, host interface, or STAMP (0.1" IDC) headers (see Table 2-14).

Table 2-14. Push Button Enable Switch (SW5)

| Push Button | EZ-KIT Lite Signal | SW5 Switch Position <br> (Default) | Processor Signal |
| :--- | :--- | :--- | :--- |
| PB1 (SW13) | PUSHBUTTON1 | $1(0 \mathrm{~N})$ | PB8 |
| PB2 (SW12) | PUSHBUTTON2 | $2(0 \mathrm{~N})$ | PB9 |
| PB3 (SW11) | PUSHBUTTON3 | $3(0 \mathrm{~N})$ | PB10 |
| PB4 (SW10) | PUSHBUTTON4 /HPWAIT | $4(0 \mathrm{~N})$ | PB11 |

## CANO Enable Switch (SW6)

The CAN0 enable switch (SW6) disconnects the CAN0 signals from the GPIO pins of the processor and deactivates the CANO transceiver (U21). When SW6 is in the default positions (shown in Table 2-15), the switch connects to CANO; otherwise, the associated GPIO signal of SW6 can be used as a STAMP GPIO.

Table 2-15. CAN0 Enable Switch (SW6)

| CAN0 Signal | EZ-KIT Lite Signal | SW6 Switch Position <br> (Default) | Processor Signal |
| :--- | :--- | :--- | :--- |
| ENABLE | N/A | 1 (OFF) | N/A |
| STANDBY | N/A | $2(0 \mathrm{FF})$ | N/A |
| ERROR | CANO_ERR | $3(0 N)$ | PCO |
| RECEIVE DATA | CANORX | $4(0 N)$ | PG13 |

## ADSP-BF548 EZ-KIT Lite Hardware Reference

## UART Enable Switch (SW7)

The UART enable switch (SW7) disconnects the UART1 signals from the GPIO pins of the processor. When the switch is OFF, the associated GPIO signal of SW7 can be used elsewhere on the board (see Table 2-16).

Table 2-16. UART Enable Switch (SW7)

| EZ-KIT Lite Signal | SW7 Switch Position (Default) | Processor Signal |
| :--- | :--- | :--- |
| UART1CTS | $1(0 N)$ | PE10 |
| UART1_RX | $2(O N)$ | PH1 |
| UART1RTS | $3(0 N)$ | PE9 |
| N/A | $4(0 F F)$ | N/A |

## Audio Loopback Test Switch (SW8)

The audio loopback test switch (SW8) connects the inputs signals of the audio interface to the output signals. This allows the EZ-KIT Lite to be placed in a loopback test mode for signal and circuit continuity and functionality (see "Power-On-Self Test" on page 1-33). All positions of the switch should be 0 N when running POST. In all other cases, the switch should be kept 0FF. Table 2-17 shows the default settings for the SW8 switch.

Table 2-17. Audio Loopback Test Switch (SW8)

| EZ-KIT Lite Input Signal | SW8 Switch Position (Default) | EZ-KIT Lite Output Signal |
| :--- | :--- | :--- |
| LINEIN_L | 1 (OFF) | SURROUT_L |
| LINEIN_R | $2(0 \mathrm{FF})$ | SURROUT_R |
| LINEIN_L | $3(0 \mathrm{FF})$ | CENTER_OUT |
| LINEIN_R | $4(0 \mathrm{FF})$ | LFE_OUT |
| MIC_L | $5(0 F F)$ | LINEOUT_L |
| MIC_R | $6(0 F F)$ | LINEOUT_R |

## Push Button and Switch Settings

## Reset Push Button (SW9)

The reset push button (SW9) resets all of the ICs on the board. One exception is the USB interface chip. The chip is not reset when the push button is pressed after the USB cable has been plugged in and communication with the PC has been initialized correctly. After USB communication has been initialized, the only way to reset the USB chip is by powering down the board.

## Programmable Flag Push Buttons (SW10-13)

Four momentary push buttons (SW10-13) are provided for general-purpose user input. The buttons connect to the PB11-8 programmable flag pins of the processor. The push buttons are active high and, when pressed, send a high (1) to the processor. The push button enable switch (SW5) disconnects the push buttons from the corresponding PB signal (refer to "Push Button Enable Switch (SW5)" on page 2-18 for more information). The programmable flag signals and associated switches are shown in Table 2-18.

Table 2-18. Programmable Flag Switches

| Push Button | EZ-KIT Lite Signal | Processor Signal |
| :--- | :--- | :--- |
| PB1 (SW13) | PUSHBUTT0N1 | PB8 |
| PB2 (SW12) | PUSHBUTTON2 | PB9 |
| PB3 (SW11) | PUSHBUTTON3 | PB10 |
| PB4 (SW10) | PUSHBUTTON4/HPWAIT | PB11 |

## ADSP-BF548 EZ-KIT Lite Hardware Reference

## LCD/PPI Configuration Switch (SW14)

The LCD/PPI configuration switch (SW14) connects the GPIO pins of the processor to the LCD or PPI configuration pins:

- SW14 position 1 connects PB4 to the data available output (DAV) of the touchscreen controller (U9).
- SW14 position 2 connects PB5 to the pen interrupt output (PENIRQ) of the touchscreen controller (U9).
- SW14 position 3 connects PB2 to the PPI1CLK multiplexter (U20). This allows you to connect the PPIICLK to the clock signal generated on the expansion interface or the on-board 27 MHz oscillator (U19).
- SW14 position 4 connects PE3 to the DISP signal of the LCD via the LCD data connector (P15).

When SW14 is 0FF, its associated GPIO signals can be used on the expansion interface (see Table 2-19).

Table 2-19. LCD/PPI Configuration Switch (SW14)

| EZ-KIT Lite Signal | SW14 Switch Position (Default) | Processor Signal |
| :--- | :--- | :--- |
| LCD_DAV | $1(0 N)$ | UART2TX/PB4 |
| LCD_IRQ | $2(0 \mathrm{~N})$ | UART2RX/PB5 |
| PPI1_SEL | $3(0 \mathrm{~N})$ | UART3RTS/PB2 |
| LCD_DISP | $4(0 N)$ | PE3 |

## Push Button and Switch Settings

## CAN1 Enable Switch (SW15)

The CAN1 enable switch (SW15) disconnects the CAN1 signals from the GPIO pins of the processor and deactivates the CAN1 transceiver (U33). When SW15 is in the default positions (shown in Table 2-20), the switch connects to CAN1. When otherwise, the associated GPIO signal of SW15 can be used as a STAMP GPIO.

Table 2-20. CAN1 Enable Switch (SW15)

| CAN1 Signal | EZ-KIT Lite Signal | SW15 Switch Position <br> (Default) | Processor Signal |
| :--- | :--- | :--- | :--- |
| ENABLE | N/A | $1(0 \mathrm{FF})$ | N/A |
| STANDBY | N/A | $2(0 \mathrm{FF})$ | N/A |
| ERROR | CAN1_ERR | $3(0 \mathrm{~N})$ | PC5 |
| RECEIVE DATA | CAN1RX | $4(0 \mathrm{~N})$ | PG15 |

## Peripheral Control Enable (SW16)

The peripheral control enable (SW16) connects the GPIO pins of the processor to the enable pins of the audio codec, USB regulator, or Ethernet controller:

- SW16 position 1 connects PB3 to the reset pin of the audio codec (U11). This allows the audio codec to be reset via software.
- SW16 position 2 connects PE7 to the 5 volt VBUS USB regulator (VR1) and FET switch (U39). This allows the software to control the enable pins of both the regulator and the FET switch if the VBUS line is powered with 5 volts by some other host device. When in USB OTG host mode, the signal needs to be a logic 1. This will cause the EZ-KIT to supply the 5 V to the VBUS line. When in USB OTG device mode, the signal needs to be a logic 0 . This will allow the host device to power the VBUS line and allow the Blackfin processor to remain in device mode.


## ADSP-BF548 EZ-KIT Lite Hardware Reference

- SW16 position 3 connects PE8 to the interrupt signal of the Ethernet controller (U14).
- SW16 position 4 connects PB11 to the reset of burst flash memory. This allows the software to reset the burst flash. In order to use this signal as a reset for burst flash, SW5. 4 needs to be set 0FF. When the signal is used as a reset for the burst flash, the HOSTWAIT signal and PB4 are not be available. By default the switch is set to 0FF and is not used.

When the switch is 0FF, its associated GPIO signals can be used on the expansion interface (see Table 2-21).

Table 2-21. Peripheral Control Enable (SW16)

| EZ-KIT Lite Signal | SW16 Switch Position (Default) | Processor Signal |
| :--- | :--- | :--- |
| AUDIO_RESET | 1 (ON) | UART3CTS/PB3 |
| USB_VRSEL | $2(0 \mathrm{~N})$ | PE7 |
| LAN_IRQ | $3($ ON) | PE8 |
| NOR_RESET | $4(0 F F)$ | PB11 (PUSHBUTTON4/HPWAIT) |

## LCD Module Configuration (SW17)

The LCD module configuration switch (SW17) is used to set up the LCD module in 24 -bit mode, 18 -bit mode, or to disconnect the LCD in order to use the processor EPPI signals on other areas of the board. The default setting is for the LCD module to operate in 24-bit mode; the corresponding switch settings are shown in Table 2-22. To operate the LCD module in 18-bit mode, set SW17 as shown in Table 2-23.

## Push Button and Switch Settings

In order to disconnect the LCD module so that PPI1 or PPI0 can be used elsewhere on the board, follow the settings in Table 2-24. When the switch is OFF, its associated PPII and PPIO signals can be used on the expansion interface, host interface, or STAMP PPII header.

Table 2-22. LCD Module Configuration in 24-bit Mode (SW17)

| SW17 Switch Position (Default) | Processor Signal | EZ-KIT Lite Signal |
| :--- | :--- | :--- |
| 1 (0N) | PPIOCLK <br> PPIOFS1 <br> PPIOFS2 | LCD_PPIOCLK <br> LCD_PPIOFS1 <br> LCD_PPIOFS2 |
| 2 (0FF) | PPIOD[0-17] | LCD_R[2-7] <br> LCD_G[2-7] <br> LCD_B[2-7] |
| 3 (0N) | PPI0D[0-17] <br> PPI1D[0-5]/HPD[8-13] | LCD_R[0-7] <br> LCD_G[0-7] <br> LCD_B[0-7] |
| 4 (0FF) | N/A | N/A |

Table 2-23. LCD Module Configuration in 18-bit Mode (SW17)

| SW17 Switch Position | Processor Signal | EZ-KIT Lite Signal |
| :--- | :--- | :--- |
| 1 (0N) | PPI0CLK <br> PPI0FS1 <br> PPIOFS2 | LCD_PPIOCLK <br> LCD_PPIOFS1 <br> LCD_PPIOFS2 |
| 2 (0N) | PPIOD[0-17] | LCD_R[2-7] <br> LCD_G[2-7] <br> LCD_B[2-7] |
| 3 (0FF) | PPIOD[0-17] <br> PPI1D[0-5]/HPD[8-13] | LCD_R[0-7] <br> LCD_G[0-7] <br> LCD_B[0-7] |
| 4 (0FF) | N/A | N/A |

## ADSP-BF548 EZ-KIT Lite Hardware Reference

Table 2-24. LCD Module Configuration Disconnected (SW17)

| SW17 Switch Position | Processor Signal | EZ-KIT Lite Signal |
| :--- | :--- | :--- |
| 1 (0FF) | PPI0CLK <br> PPI0FS1 <br> PPI0FS2 | LCD_PPIOCLK <br> LCD_PPI0FS1 <br> LCD_PPI0FS2 |
| 2 (0FF) | PPI0D[0-17] | LCD_R[2-7] <br> LCD_G[2-7] <br> LCD_B[2-7] |
| 3 (0FF) | PPIOD[0-17] <br> PPI1D[0-5]/HPD[8-13] | LCD_R[0-7] <br> LCD_G[0-7] <br> LCD_B[0-7] |
| 4 (0FF) | N/A | N/A |

## Jumpers

This section describes functionality of the configuration jumpers.
Figure 2-3 shows the jumper locations.


Figure 2-3. Configuration Jumper Locations

## Jumpers

## UART1 Loopback Jumper (JP1)

The UART1 loopback jumper (JP1) is used to place the UART1 port of the processor in a loopback condition. The jumper connects the UART1_TX line of the processor to the UART1_RX signal of the processor. The jumper is required only when the power-on-self-test (POST) is used to test the serial port interface. The jumper setting is shown in Table 2-25.

Table 2-25. UART1 Loopback Jumper (JP1)

| JP1 Setting | Mode |
| :--- | :--- |
| OFF | Normal operation. UART1_TX to UART1_RX is disconnected (default) |
| ON | Loopback operation. Connects UART1_TX to UART1_RX |

## SPI1 Enable Jumper (JP2)

The SPI1 enable jumper (JP2) activates a buffer and enables the SPI1 port of the processor to be connected to the STAMP headers. The default for these signals is the buffer being disabled, and the SPI 1 port not connecting to the STAMP headers. Be aware that using the SPI1 port and its associated signals will disable the user LEDs (LED1-6) because the port and LEDs share the same pins on the processor. The jumper setting is shown in Table 2-26.

Table 2-26. SPI1 Enable Jumper (JP2)

| JP2 Setting | Mode |
| :--- | :--- |
| OFF | SPI1 port deactivated (default) |
| ON | SPI1 port activated |

## ADSP-BF548 EZ-KIT Lite Hardware Reference

## Ethernet Speed Select Jumper (JP3)

The Ethernet speed select jumper (JP3) selects the speed of the LAN9218 Ethernet controller. No jumper is required by default. The default setting operates the LAN9218 (U14) in 100 Mbps mode and enables auto negotiation. When JP3 is populated, the controller operates in 10 Mbps mode with auto negotiation disabled. The jumper setting is shown in Table 2-27.

Table 2-27. Ethernet Speed Select Jumper (JP3)

| JP3 Setting | Mode |
| :--- | :--- |
| OFF | LAN9218 in 100 Mbps mode; auto negotiation ON (default) |
| ON | LAN9218 in 10 Mbps mode; auto negotiation OFF |

## VDDINT Power Jumper (JP4)

The VDDINT power jumper (JP4) is used to measure the core voltage and current supplied to the processor core. By default JP4 is 0 N , and the power flows through the two-pin IDC header. To measure power, remove the jumper and measure the voltage across the 0.05 ohm resistor. Once the voltage is measured, the power can be calculated. For more information, refer to "Power Measurements" on page 1-33. The jumper setting is shown in Table 2-28.

Table 2-28. VDDINT Power Jumper (JP4)

| JP4 Setting | Mode |
| :--- | :--- |
| ON | No power measurement (default) |
| OFF | For power measurement |

## Jumpers

## VDDEXT Power Jumper (JP5)

The vDDEXT power jumper (JP5) is used to measure the processor's I/O voltage and current. By default JP5 is 0 N , and the power flows through the two-pin IDC header. To measure power, remove the jumper and measure the voltage across the 0.05 ohm resistor. Once the voltage is measured, the power can be calculated. For more information, refer to "Power Measurements" on page 1-33. The jumper setting is shown in Table 2-29.

Table 2-29. VDDINT Power Jumper (JP5)

| JP5 Setting | Mode |
| :--- | :--- |
| ON | No power measurement (default) |
| OFF | For power measurement |

## VDDDDR Power Jumper (JP6)

The VDDDDR power jumper (JP6) is used to measure the voltage and current supplied to the DDR interface of the processor. By default JP6 is 0 N , and the power flows through the two-pin IDC header. To measure power, remove the jumper and measure the voltage across the 0.05 ohm resistor. Once the voltage is measured, the power can be calculated. For more information, refer to "Power Measurements" on page 1-33. The jumper setting is shown in Table 2-30.

Table 2-30. VDDDDR Power Jumper (JP6)

| JP6 Setting | Mode |
| :--- | :--- |
| ON | No power measurement (default) |
| OFF | For power measurement |

## ADSP-BF548 EZ-KIT Lite Hardware Reference

## MOSII Out Jumper (JP7)

The MOSI out jumper (JP7) connects the PG10/MOSI1 pin of the processor to the STAMP headers. To flow data from the processor to the STAMP headers, connect the jumper. To flow data from the STAMP headers to the processor, do not populate the header but the JP8 jumper. Be aware that using the SPI1 port and its associated signals will disable the user LEDs (LED1-6) because the port and LEDs share the same pins on the processor. The jumper setting is shown in Table 2-31.

Table 2-31. MOSI1 Out Jumper (JP7)

| JP7 Setting | Mode |
| :--- | :--- |
| OFF | No connection between the MOSI1 of the processor to the STAMP headers <br> (default) |
| ON | MOS I1 of the processor transmitting data to the STAMP headers |

## MOSII In Jumper (JP8)

The MOSI in jumper (JP8) connect the PG10/MOSI1 pin of the processor to the STAMP headers. To flow data to the processor from the STAMP headers, connect the jumper. To flow data to the STAMP headers from the processor, do not populate the header but the JP7 jumper. Be aware that using the SPI1 port and its associated signals disable the user LEDs (LED1-6) because the port and LEDs share the same pins on the processor. The jumper setting is shown in Table 2-32.

Table 2-32. MOSI1 In Jumper (JP8)

| JP8 Setting | Mode |
| :--- | :--- |
| OFF | No connection between the MOSI1 of the processor to the STAMP headers <br> (default) |
| ON | MOS I of the processor receiving data from the STAMP headers |

## Jumpers

## USB OTG Power Jumper (JP11)

The USB on-the-go (OTG) power jumper (JP11) connects the supply voltage for the USB OTG interface to the supply voltage of the USB interface of the processor. JP11 should always be populated. The jumper setting is shown in Table 2-33.

Table 2-33. USB OTG Power Jumper (JP11)

| USB Power for | JP11 Pins 1 and 3 | JP11 Pins 2 and 4 |
| :--- | :--- | :--- |
| ADSP-BF548 processor | 0 N | 0 N |

## PPI1FS3 Pull-down Jumper (JP12)

The PPI1FS3 pull-down jumper (JP12) connects the PPI1FS3 signal of the processor to GND via a pull-down resistor. The jumper should be used when the processor pin is being used for EPPI, and the PPIIFS3 pin is not used. The pull-down assures that the PPIIFS3 signal is not floating and is used for certain modes of the EPPI interface, in which the signal needs to be low. Be aware that installing this jumper while using the serial port (J6) will cause data communication errors on the UART1. By default JP12 is not populated. The jumper setting is shown in Table 2-34.

Table 2-34. PPI1FS3 Pull-down Jumper (JP12)

| JP12 Setting | Mode |
| :--- | :--- |
| OFF | No pull-down resistor to GND on PPIFS3/UART1_TX; <br> Using the serial port J6 (default) |
| ON | Pull-down resistor connected to GND on PPI FS3/UART1_TX; <br> Not using the serial port J6 |

## ADSP-BF548 EZ-KIT Lite Hardware Reference

## LEDs

This section describes the on-board LEDs. Figure 2-4 shows the LED locations.


Figure 2-4. LED Locations

## User LEDs (LED1-6)

Six LEDs connect to six general-purpose I/O pins of the processor (see Table 2-35). The LEDs are active high and are lit by writing a 1 to the correct PG signal.

Table 2-35. User LEDs

| LED Reference Designator | Processor Programmable Flag Pin |
| :--- | :--- |
| LED1 | PG6 |
| LED2 | PG7 |
| LED3 | PG8 |

## LEDs

Table 2-35. User LEDs (Cont'd)

| LED Reference Designator | Processor Programmable Flag Pin |
| :--- | :--- |
| LED4 | PG9 |
| LED5 | PG10 |
| LED6 | PG11 |

## Power LED (LED7)

When LED7 is lit (green), it indicates that power is being properly supplied to the board.

## Reset LED (LED8)

When LED8 is lit, it indicates that the master reset of all the major ICs is active. The reset LED is controlled by the Analog Devices ADM708 supervisory reset circuit. You can assert the reset push button (SW9) to assert the master reset and to activate LED8. For more information, see "Reset Push Button (SW9)" on page 2-20.

## Ethernet Link/Activity LED (LED9)

When LED9 is lit solid, it indicates that the SMSC LAN9218 (U14) chip detects a valid link. When transmit or receive activity is sensed, LED9 flashes as an activity indicator. For more information on the LED, refer to the LAN9218 data sheet provided by the product manufacturer.

## ADSP-BF548 EZ-KIT Lite Hardware Reference

## Connectors

This section describes connector functionality and provides information about mating connectors. The connector locations are shown in Figure 2-5.


Figure 2-5. Connector Locations

## Connectors

## Expansion Interface Connectors (J1-3)

Three board-to-board connector footprints provide signals for most of the processor's peripheral interfaces. The connectors are located at the bottom of the board. For more information, see "Expansion Interface" on page 1-32. For availability and pricing of the $31-3$ connectors, contact Samtec.

| Part Description | Manufacturer | Part Number |
| :--- | :--- | :--- |
| 90-position 0.05" spacing, SMT | SAMTEC | SFC-145-T2-F-D-A |
|  | Mating Connector |  |
| 90-position $0.05 " ~ s p a c i n g ~$ <br> (through hole) | SAMTEC | TFM-145-x1 series |
| 90-position $0.05 " ~ s p a c i n g ~$ <br> (surface mount) | SAMTEC | TFM-145-x2 series |
| 90-position $0.05 " ~ s p a c i n g ~$ <br> (low cost) | SAMTEC | TFC-145 series |

## Ethernet Connector (J4)

| Part Description | Manufacturer | Part Number |
| :--- | :--- | :--- |
| RJ-45 Ethernet jack | STEWART | SS-6488-NF |
| Mating Cable (shipped with EZ-KIT Lite) |  |  |
| Cat 5E patch cable | RANDOM | PC10/100T-007 |
| Cat 5E crossover cable | RANDOM | PC10/100TC-007 |
| Mating Connector (shipped with EZ-KIT Lite) |  |  |
| RJ-45 loopback connector | RANDOM | RAN830 |

## SD Memory Card Connector (J5)

| Part Description | Manufacturer | Part Number |
| :--- | :--- | :--- |
| SD 9-pin connector | ITT CANON | CCM05-5777LFT T50 |
| Mating Memory Card (shipped with EZ-KIT Lite) |  |  |
| 256 MB | SanDISK | SDSDB-256-A10 |

## RS-232 Connector (J6)

| Part Description | Manufacturer | Part Number |
| :--- | :--- | :--- |
| DB9, female, right angle mount | TYCO | $5747844-4$ |
| Mating Cable |  |  |
| 2m female-to-female cable |  |  |

## Power Connector (J7)

The power connector provides all of the power necessary to operate the EZ-KIT Lite board.

| Part Description | Manufacturer | Part Number |
| :--- | :--- | :--- |
| 2.5 mm power jack | SWITCHCRAFT | RAPC712X |
| Mating Power Supply (shipped with EZ-KIT Lite) |  |  |
| 7.5VDC@4A power supply | CUI INC | DTS075400UDC-P6P-DB |

## Connectors

## Dual Audio Connectors (J8 and J9)

| Part Description | Manufacturer | Part Number |
| :--- | :--- | :--- |
| 3.5 mm dual stereo jack | SWITCHCRAFT | 35RAPC7JS |
| Mating Cable (shipped with EZ-KIT Lite) |  |  |
| 3.5 mm male/male 6' cable | RANDOM | 10A3-01106 |
| Mating Headphone (shipped with EZ-KIT Lite) |  |  |
| 3.5 mm stereo headphones | KOSS | 151225 UR5 |

## Audio Connector (J10)

| Part Description | Manufacturer | Part Number |
| :--- | :--- | :--- |
| 3.5 mm stereo jack | SWITCHCRAFT | RAPC712X |
| Mating Cable (shipped with EZ-KIT Lite) |  |  |
| 3.5 mm male/male 6' cable | RANDOM | 10A3-01106 |
| Mating Headphone (shipped with EZ-KIT Lite) |  |  |
| 3.5 mm stereo headphones | KOSS | 151225 UR5 |

## CAN Connectors (J11 and J12)

| Part Description | Manufacturer | Part Number |
| :---: | :---: | :---: |
| RJ11 4-pin modular jack | TYCO | 5558872-1 |
| Mating Cable |  |  |
| 4-conductor modular jack cable | L-COM | TSP3044 |
| Mating Loopback Cable (shipped with EZ-KIT Lite) |  |  |
| 4-conductor modular jack cable | RANDOM | RAN290 |

## Battery Holder (J13)

| Part Description | Manufacturer | Part Number |
| :--- | :--- | :--- |
| 24 mm battery holder | KEYSTONE | $1025-7$ |
| Mating Battery (shipped with EZ-KIT Lite) |  |  |
| 3V 1000MAH 24 mm <br> LI-COIN | PANASONIC | CR2477 |

## ATAPI Connector (J14)

| Part Description | Manufacturer | Part Number |
| :--- | :--- | :--- |
| ATAPI 44-pin 22 x 2 mm | SAMTEC | ASP-130199-02 |
| Mating Hard Drive (shipped with EZ-KIT Lite) |  |  |
| 5V ATAPI hard disk drive | TOSHIBA | MK4032GAX |

## Keypad Connector (P1)

| Part Description | Manufacturer | Part Number |
| :--- | :--- | :--- |
| IDC header female | SAMTEC | SSW-109-01-TM-S |
| Mating Keypad (shipped with EZ-KIT Lite) |  |  |
| $4 \times 4$ keypad | ACT COMPONENTS | ACT-07-30008-000-R |

## Connectors

## Host Interface Connector (P3)

The pinout of the P3 connector can be found in "ADSP-BF548 EZ-KIT Lite Schematic" on page B-1.

| Part Description | Manufacturer | Part Number |
| :--- | :--- | :--- |
| IDC header | SAMTEC | TSW-116-26-T-D |
| Mating Connector |  |  |
| IDC socket | SAMTEC | TSW-116-01-T-D |

## USB OTG Connector (P4)

The pinout of the P4 connector can be found in "ADSP-BF548 EZ-KIT Lite Schematic" on page B-1.

| Part Description | Manufacturer | Part Number |
| :--- | :--- | :--- |
| USB 5-pin mini AB | MOLEX | $56579-0576$ |
| Mating Cables (shipped with EZ-KIT Lite) |  |  |
| 5-in-1 USB 2.0 cable | JO-DAN INTERNAT | GXQU-06 |

## LCD Backlight Connector (P5)

| Part Description | Manufacturer | Part Number |
| :--- | :--- | :--- |
| FPC 4-pin 0.5 mm | KYOCERA ELCO | $046298004000883+$ |
| Mating LCD Display Module (shipped with EZ-KIT Lite) |  |  |
| 4" TFT LCD with touchscreen | SHARP | LQ043T1DG01 |

## SPORT2 Connector (P6)

The pinout of the P6 connector can be found in "ADSP-BF548 EZ-KIT Lite Schematic" on page B-1.

| Part Description | Manufacturer | Part Number |
| :--- | :--- | :--- |
| IDC header | FCI | $68737-434$ HLF |
| Mating Connector |  |  |
| IDC socket | DIGI-KEY | S4217-ND |

## SPORT3 Connector (P7)

The pinout of the P7 connector can be found in "ADSP-BF548 EZ-KIT Lite Schematic" on page B-1.

| Part Description | Manufacturer | Part Number |
| :--- | :--- | :--- |
| IDC header | FCI | $68737-434$ HLF |
| Mating Connector |  |  |
| IDC socket | DIGI-KEY | S4217-ND |

## PPII Connector (P8)

The pinout of the P8 connector can be found in "ADSP-BF548 EZ-KIT Lite Schematic" on page B-1.

| Part Description | Manufacturer | Part Number |
| :--- | :--- | :--- |
| IDC header | FCI | $68737-440$ HLF |
| Mating Connector |  |  |
| IDC socket | DIGI-KEY | S4220-ND |

## Connectors

## SPI Connector (P9)

The pinout of the P9 connector can be found in "ADSP-BF548 EZ-KIT Lite Schematic" on page B-1.

| Part Description | Manufacturer | Part Number |
| :--- | :--- | :--- |
| IDC header | FCI | $68737-420$ HLF |
|  | Mating Connector |  |
| IDC socket | DIGI-KEY | S4210-ND |

## Two-Wire Interface Connector (P10)

The pinout of the P10 connector can be found in "ADSP-BF548 EZ-KIT Lite Schematic" on page B-1.

| Part Description | Manufacturer | Part Number |
| :--- | :--- | :--- |
| IDC header | FCI | $68737-420$ HLF |
| Mating Connector |  |  |
| IDC socket | DIGI-KEY | S4210-ND |

## TIMERS Connector (P11)

The pinout of the P11 connector can be found in "ADSP-BF548 EZ-KIT Lite Schematic" on page B-1.

| Part Description | Manufacturer | Part Number |
| :--- | :--- | :--- |
| IDC header | FCI | $68737-410$ HLF |
| Mating Connector |  |  |
| IDC socket | DIGI-KEY | S4205-ND |

## UART3 Connector (P12)

The pinout of the P12 connector can be found in "ADSP-BF548 EZ-KIT Lite Schematic" on page B-1.

| Part Description | Manufacturer | Part Number |
| :--- | :--- | :--- |
| IDC header | FCI | $68737-410 \mathrm{HLF}$ |
| Mating Connector |  |  |
| IDC socket | DIGI-KEY | S4205-ND |

## LCD Touchscreen Connector (P14)

| Part Description | Manufacturer | Part Number |
| :--- | :--- | :--- |
| FPC 4-pin 1mm | JST | 04FMS-1.0SP-TF(LF)(SN <br> $)$ |
| Mating LCD Display Module (shipped with EZ-KIT Lite) |  |  |
| 4" TFT LCD with touchscreen | SHARP | LQ043T1DG01 |

## LCD Data Connector (P15)

| Part Description | Manufacturer | Part Number |
| :--- | :--- | :--- |
| FPC 40-pin 0.5mm | HIROSE | FH12-40S-0.5SH(55) |
| Mating LCD Display Module (shipped with EZ-KIT Lite) |  |  |
| 4" TFT LCD with touchscreen | SHARP | LQ043T1DG01 |

## Connectors

## USB Debug Agent Connector (ZJ1)

The USB debug agent connector is the connecting point for the JTAG USB debug agent interface. The JTAG header (ZP4) should not be used whenever $Z J 1$ and its mating cable are used to communicate to the processor via CCES or VisualDSP++.

## JTAG Connector (ZP4)

The JTAG header is the connecting point for a JTAG in-circuit emulator pod. When an emulator connects to the JTAG header, the USB debug interface is disabled.

Pin 3 is missing to provide keying. Pin 3 in the mating connector should have a plug.

When using an emulator with the EZ-KIT Lite board, follow the connection instructions provided with the emulator.

## A ADSP-BF548 EZ-KIT LITE BILL OF MATERIALS

The bill of materials corresponds to "ADSP-BF548 EZ-KIT Lite Schematic" on page B-1.

| Ref. | Qty. | Description | Reference Designator | Manufacturer | Part Number |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 2 | 74LVC14A <br> SOIC14 | U10,U30 | TI | 74LVC14AD |
| 2 | 1 | IDT74FCT3244 <br> APY SSOP20 | U29 | IDT | IDT74FCT3244APYG |
| 3 | 1 | $24.576 M H Z$ <br> OSC005 | Y1 | EPSON | MA-505 <br> $24.5760 \mathrm{M}-\mathrm{C3:ROHS}$ |
| 4 | 1 | $25 M H Z$ <br> OSC005 | Y3 | EPSON | MA-505 25.0000 MHZ |
| 5 | 1 | 32.768 KHZ <br> OSC008 | Y2 | EPSON | MC-156-32.7680KA- <br> A0:ROHS |
| 6 | 1 | $25 M H Z$ <br> OSC003 | U7 | TPSON | SG-8002CA MP |
| 7 | 2 | SN74LVC1G08 <br> SOT23-5 | U25,U31 | SN74LVC1G08DBVR |  |
| 8 | 2 | TJA1041 <br> SOIC14 | U21,U33 | PHILIPS | TJA1041T |
| 9 | 1 | FDS9431A <br> SOIC8 | U28 | SAIRCHILD | FDS9431A |
| 10 | 1 | NAND02 <br> TSOP48 | U3 MICRO | NAND02GW3B2CN6E |  |
| 11 | 1 | $27 M H Z$ <br> OSC003 | U19 | EPSON | SG-8002CA-MP |


| Ref. | Qty. | Description | Reference Designator | Manufacturer | Part Number |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 12 | 2 | FDS9926A <br> SOIC8 | U22-23 | MOUSER | 512-FDS9926A |
| 13 | 1 | SI4411DY SO-8 | U16 | VISHAY | Si4411DY-T1-E3 |
| 14 | 1 | HX1188 ICS007 | U15 | DIGI-KEY | $553-1340-\mathrm{ND}$ |
| 15 | 1 | LAN9218 <br> TQFP100 | U14 | SMSC | LAN9218-MT |
| 16 | 1 | 24 MHZ <br> OSC003 | U13 | EPSON | SG-8002CA-MP |
| 17 | 1 | MT46V32M16 <br> TSOP66 | U1 | MICRON | MT46V32M16P-5B:F |
| 18 | 1 | BF548 <br> PC28F128P33 <br> "U5" | U5 | INTEL | PC28F128P33T85 |
| 19 | 1 | SN74LVC1G02 <br> SOT23-5 | U35 | DIGI-KEY | 296-11597-1-ND |
| 20 | 2 | SN74CB3Q162 <br> 11 TSSOP56 | U37-38 | DIGI-KEY | 296-17629-1-ND |
| 21 | 1 | SN74CB3Q324 <br> 5 TSSOP20 | U36 | DIGI-KEY | 296-19130-1-ND |
| 22 | 1 | MIC2025-1 <br> SOIC8 | U39 | U12 | DIGI-KEY |
| 23 | 1 | $93 L C 46 A ~$ <br> SOIC8 | BF548 M25P16 <br> "U6" | U6 | SHIP |

A-2

## ADSP-BF548 EZ-KIT Lite Bill Of Materials

| Ref. | Qty. | Description | Reference Designator | Manufacturer | Part Number |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 28 | 3 | ADP3336ARMZ MSOP8 | VR1-2,VR5 | ANALOG DEVICES | ADP3336ARMZ-REEL7 |
| 29 | 1 | $\begin{aligned} & \text { ADG752BRTZ } \\ & \text { SOT23-6 } \end{aligned}$ | U20 | ANALOG DEVICES | ADG752BRTZ-REEL |
| 30 | 1 | ADM3202ARN <br> Z SOIC16 | U32 | ANALOG DEVICES | ADM3202ARNZ |
| 31 | 1 | ADSP-BF548 <br> MBGA400 | U2 | ANALOG DEVICES | ADSP-BF548BBCZ-5X |
| 32 | 1 | $\begin{aligned} & \text { ADP1864AUJZ } \\ & \text { SOT23-6 } \end{aligned}$ | VR3 | ANALOG DEVICES | ADP1864AUJZ-R7 |
| 33 | 1 | ADP1823 <br> LFCSP32 | VR7 | ANALOG DEVICES | ADP1823ACPZ-R7 |
| 34 | 1 | AD7877 <br> LFCSP32 | U9 | ANALOG DEVICES | AD7877ACPZ-500RL7 |
| 35 | 1 | AD1980 <br> LQFP48 | U11 | ANALOG DEVICES | AD1980JSTZ |
| 36 | 1 | ADP1611 <br> MSOP8 | VR8 | ANALOG DEVICES | ADP1611ARMZ-R7 |
| 37 | 1 | ADP1715 <br> MSOP8 | VR4 | ANALOG DEVICES | ADP1715ARMZ-R7 |
| 38 | 1 | $\begin{aligned} & \text { PWR } \\ & 2.5 \mathrm{MM} \text { _JACK } \\ & \text { CON005 } \end{aligned}$ | J7 | SWITCH- <br> CRAFT | RAPC712X |
| 39 | 3 | $.05 \text { 45X2 }$ <br> CON019 | J1-3 | SAMTEC | SFC-145-T2-F-D-A |
| 40 | 1 | DIP8 SWT016 | SW2 | C\&K | TDA08H0SB1 |
| 41 | 1 | DIP6 SWT017 | SW8 | CTS | 218-6LPST |
| 42 | 8 | DIP4 SWT018 | SW4-7,SW14-17 | ITT | TDA04HOSB1 |
| 43 | 1 | $\begin{aligned} & \text { DB9 9PIN } \\ & \text { DB9F } \end{aligned}$ | J6 | TYCO | 5747844-4 |


| Ref. | Qty. | Description | Reference Designator | Manufacturer | Part Number |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 44 | 2 | $\begin{aligned} & \text { RJ11 4PIN } \\ & \text { CON039 } \end{aligned}$ | J11-12 | TYCO | 5558872-1 |
| 45 | 7 | $\begin{aligned} & \text { IDC } 2 \mathrm{X1} \\ & \text { IDC2X1 } \end{aligned}$ | JP2-8 | FCI | 90726-402HLF |
| 46 | 2 | $\begin{aligned} & \text { IDC } 2 \mathrm{X1} \\ & \text { IDC2X1 } \end{aligned}$ | JP1,JP12 | FCI | 90726-402HLF |
| 47 | 2 | $\begin{aligned} & \text { IDC 5X2 } \\ & \text { IDC5X2 } \end{aligned}$ | P11-12 | FCI | 68737-410HLF |
| 48 | 2 | $\text { IDC } 10 \mathrm{X} 2$ IDC10X2 | P9-10 | BURG-FCI | 54102-T08-10LF |
| 49 | 2 | IDC 17X2 <br> IDC17X2 | P6-7 | BURG-FCI | 54102-T08-17LF |
| 50 | 1 | $\begin{aligned} & \text { IDC 20X2 } \\ & \text { IDC20X2 } \end{aligned}$ | P8 | BURG-FCI | 54102-T08-20LF |
| 51 | 1 | $\begin{aligned} & \text { IDC 2X2 } \\ & \text { IDC2X2 } \end{aligned}$ | JP11 | FCI | 68737-404HLF |
| 52 | 1 | $\begin{aligned} & \text { 3.5MM } \\ & \text { STEREO_JACK } \\ & \text { CON001 } \end{aligned}$ | J10 | DIGI-KEY | CP1-3525NG-ND |
| 53 | 1 | 5A RESE- <br> TABLE FUS005 | F1 | MOUSER | 650-RGEF500 |
| 54 | 1 | ROTARY <br> SWT023 | SW1 | DIGI-KEY | 563-1047-ND |
| 55 | 1 | ROTARY_ENC ODER SWT022 | SW3 | CTS | 290UAB0R201B2 |
| 56 | 2 | $\begin{aligned} & \text { 3.5MM } \\ & \text { DUAL_STERE } \\ & \text { O CON050 } \end{aligned}$ | J8-9 | SWITCH- <br> CRAFT | 35RAPC7JS |
| 57 | 1 | SD_CONN <br> 9PIN CON051 | J5 | DIGI-KEY | 401-1954-ND |
| 58 | 1 | IDC $16 \times 2$ <br> IDC16x2 | P3 | SAMTEC | TSW-116-26-T-D |

A-4

## ADSP-BF548 EZ-KIT Lite Bill Of Materials

| Ref. | Qty. | Description | Reference Designator | Manufacturer | Part Number |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 59 | 1 | USB_MINI-AB 5PIN CON052 | P4 | MOLEX | 56579-0576 |
| 60 | 1 | $\begin{aligned} & \text { BATT_HOLDE } \\ & \text { R 24MM } \\ & \text { CON054 } \end{aligned}$ | J13 | KEYSTONE | 1025-7 |
| 61 | 1 | $\begin{aligned} & \text { RJ45 8PIN } \\ & \text { CON_RJ45_12 } \\ & \text { P } \end{aligned}$ | J4 | DIGI-KEY | 380-1022-ND |
| 62 | 1 | ATAPI44 44PIN $22 \times 2 \_2 \mathrm{MM}$ | J14 | SAMTEC | ASP-130199-02 |
| 63 | 5 | MOMENTARY SWT024 | SW9-13 | PANASONIC | EVQ-Q2K03W |
| 64 | 1 | FPC 40PIN CON057 | P15 | HIROSE | FH12-40S-0.5SH(55) |
| 65 | 1 | FPC 4PIN CON060 | P5 | KYOCERA <br> ELCO | 046298004000883+ |
| 66 | 1 | FPC 4PIN <br> CON061 | P14 | JST | 04FMS-1.0SP-TF(LF)(SN) |
| 67 | 1 | $\begin{aligned} & \text { IDC 9X1 } \\ & \text { IDC9X1 } \end{aligned}$ | P1 | SAMTEC | SSW-109-01-TM-S |
| 68 | 1 | $\begin{aligned} & 0 \text { 1/4W 5\% } \\ & 1206 \end{aligned}$ | R76 | KOA | 0.0ECTRk7372BTTED |
| 69 | 7 | YELLOW <br> LED001 | LED1-6,LED9 | PANASONIC | LN1461C |
| 70 | 3 | $\begin{aligned} & 22 \mathrm{PF} 50 \mathrm{~V} 5 \% \\ & 0805 \end{aligned}$ | C115-116,C225 | AVX | 08055A220JAT |
| 71 | 4 | $\begin{aligned} & 0.1 \text { UF } 50 \mathrm{~V} 10 \% \\ & 0805 \end{aligned}$ | C30-32,C266 | AVX | 08055C104KAT |
| 72 | 1 | 1M 1/10W 5\% 0805 | R78 | VISHAY | CRCW08051M00JNEA |
| 73 | 7 | $\begin{aligned} & 1001 / 10 \mathrm{~W} 5 \% \\ & 0805 \end{aligned}$ | $\begin{aligned} & \text { R34-36,R100-101, } \\ & \text { R103,R138 } \end{aligned}$ | VISHAY | CRCW0805100RJNEA |


| Ref. | Qty. | Description | Reference Designator | Manufacturer | Part Number |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 74 | 11 | $\begin{aligned} & \text { 600 100MHZ } \\ & \text { 200MA } 0603 \end{aligned}$ | FER1-10,FER20 | DIGI-KEY | 490-1014-2-ND |
| 75 | 5 | $\begin{aligned} & 600 \text { 100MHZ } \\ & 500 \mathrm{MA} 1206 \end{aligned}$ | FER11-12,FER15-17 | STEWARD | HZ1206B601R-10 |
| 76 | 7 | $\begin{aligned} & \text { 1UF 16V 10\% } \\ & 0805 \end{aligned}$ | $\begin{aligned} & \text { C129,C139,C203- } \\ & \text { 205,C278-279 } \end{aligned}$ | KEMET | C0805C105K4RAC TU |
| 77 | 2 | $\begin{aligned} & 30 \mathrm{PF} 100 \mathrm{~V} 5 \% \\ & 1206 \end{aligned}$ | C143-144 | AVX | 12061A300JAT2A |
| 78 | 1 | 10UH 20\% IND001 | L1 | TDK | 445-2014-1-ND |
| 79 | 4 | $\begin{aligned} & 0 \text { 1/10W 5\% } \\ & 0805 \end{aligned}$ | $\begin{aligned} & \text { R147,R216,R227, } \\ & \text { R259 } \end{aligned}$ | VISHAY | CRCW08050000ZOEA |
| 80 | 1 | $190 \text { 100MHZ }$ <br> 5A FER002 | FER19 | MURATA | DLW5BSN191SQ2 |
| 81 | 2 | $\begin{aligned} & \text { 1A ZHCS1000 } \\ & \text { SOT23-312 } \end{aligned}$ | D5,D21 | ZETEX | ZHCS $1000 \mathrm{TA} \mathrm{pb-free}$ |
| 82 | 6 | $\begin{aligned} & 22 \text { 125MW 5\% } \\ & \text { RNS001 } \end{aligned}$ | RN11-16 | CTS | 744C083220JP |
| 83 | 4 | $\begin{aligned} & \text { 1UF 10V 10\% } \\ & 0805 \end{aligned}$ | C210,C220-222 | AVX | 0805ZC105KAT2A |
| 84 | 20 | $\begin{aligned} & \text { 10UF 6.3V 10\% } \\ & 0805 \end{aligned}$ | $\begin{aligned} & \text { C9,C26,C49,C60, } \\ & \text { C67,C74,C84,C122- } \\ & \text { 123,C149,C152, } \\ & \text { C167,C206,C208, } \\ & \text { C232-233,C235-237, } \\ & \text { C255 } \end{aligned}$ | AVX | 08056D106KAT2A |
| 85 | 5 | $\begin{aligned} & \text { 4.7UF 6.3V 10\% } \\ & 0805 \end{aligned}$ | $\begin{aligned} & \text { C138,C140,C198, } \\ & \text { C202,C209 } \end{aligned}$ | AVX | 08056D475KAT2A |

ADSP-BF548 EZ-KIT Lite Bill Of Materials

| Ref. | Qty. | Description | Reference Designator | Manufacturer | Part Number |
| :---: | :--- | :--- | :--- | :--- | :--- |
| 86 | 38 | 0.1 UF 10V 10\% <br> 0402 | C1-2,C25,C27,C96, <br> C109,C114,C119- <br> $121, C 124-125, C 132, ~$ | AVX | 0402ZD104KAT2A |
|  |  |  |  | C134,C142,C153- <br> 166, C175,C177-179, <br> C240,C256,C275- <br> 277 |  |


| Ref. | Qty. | Description | Reference Designator | Manufacturer | Part Number |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 90 | 32 | $\begin{aligned} & 0 \text { 1/16W 5\% } \\ & 0402 \end{aligned}$ | $\begin{aligned} & \text { R20,R30,R57-59, } \\ & \text { R61,R146,R149, } \\ & \text { R172,R174-177, } \\ & \text { R205,R207,R210- } \\ & \text { 211,R215,R232-243, } \\ & \text { R278-279 } \end{aligned}$ | PANASONIC | ERJ-2GE0R00X |
| 91 | 4 | $\begin{aligned} & 1.2 \mathrm{~K} 1 / 16 \mathrm{~W} 5 \% \\ & 0402 \end{aligned}$ | R139-140,R276-277 | PANASONIC | ERJ-2GEJ122X |
| 92 | 7 | $\begin{aligned} & 22 \text { 1/16W 5\% } \\ & 0402 \end{aligned}$ | $\begin{aligned} & \text { R151-154,R169-170, } \\ & \text { R283 } \end{aligned}$ | PANASONIC | ERJ-2GEJ220X |
| 93 | 20 | $\begin{aligned} & 33 \text { 1/16W 5\% } \\ & 0402 \end{aligned}$ | $\begin{aligned} & \text { R7,R14,R21,R27-28, } \\ & \text { R66,R244-247,R250- } \\ & \text { 253,R255,R268-272 } \end{aligned}$ | VISHAY | CRCW040233R0JNEA |
| 94 | 2 | $\begin{aligned} & \text { 18PF 50V 5\% } \\ & 0805 \end{aligned}$ | C28-29 | AVX | 08055A180JAT2A |
| 95 | 6 | $\begin{aligned} & 100 \text { UF 10V } \\ & 10 \% \mathrm{C} \end{aligned}$ | CT1-3,CT5,CT8-9 | AVX | TPSC107K010R0075 |
| 96 | 2 | 64.9K 1/10W <br> 1\% 0805 | R69,R165 | VISHAY | CRCW080564K9FKEA |
| 97 | 2 | $\begin{aligned} & 210.0 \mathrm{~K} 1 / 4 \mathrm{~W} \\ & 1 \% 0805 \end{aligned}$ | R68,R164 | VISHAY | CRCW0805210KFKEA |
| 98 | 1 | $\begin{aligned} & 0.022 \mathrm{UF} 50 \mathrm{~V} \\ & 5 \% 0805 \end{aligned}$ | C145 | AVX | 08055C223JAT2A |
| 99 | 10 | $\begin{aligned} & \text { 49.9 1/10W 1\% } \\ & 0805 \end{aligned}$ | R83-92 | DIGI-KEY | 311-49.9CRCT-ND |
| 100 | 6 | $\begin{aligned} & \text { 0.1UF 16V } \\ & 10 \% 0603 \end{aligned}$ | $\begin{aligned} & \text { C189,C260,C264- } \\ & \text { 265,C272,C274 } \end{aligned}$ | AVX | 0603YC104KAT2A |
| 101 | 9 | $\begin{aligned} & \text { 1UF 16V 10\% } \\ & 0603 \end{aligned}$ | $\begin{aligned} & \text { C94,C103-104,C118, } \\ & \text { C187,C215-216, } \\ & \text { C241-242 } \end{aligned}$ | PANASONIC | ECJ-1VB1C105K |
| 102 | 1 | $\begin{aligned} & \text { 4.7UF 25V 20\% } \\ & 0805 \end{aligned}$ | C102 | AVX | 0805ZD475KAT2A |

A-8

## ADSP-BF548 EZ-KIT Lite Bill Of Materials

| Ref. | Qty. | Description | Reference Designator | Manufacturer | Part Number |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 103 | 1 | $\begin{aligned} & \text { 68PF 50V 5\% } \\ & 0603 \end{aligned}$ | C200 | AVX | 06035A680JAT2A |
| 104 | 11 | $\begin{aligned} & \text { 470PF 50V 5\% } \\ & 0603 \end{aligned}$ | $\begin{aligned} & \text { C93,C97-101,C105- } \\ & 106, \text { C110-111,C199 } \end{aligned}$ | AVX | 06033A471JAT2A |
| 105 | 1 | $\begin{aligned} & 220 \text { UF } 6.3 \mathrm{~V} \\ & 20 \% \text { D2E } \end{aligned}$ | CT4 | SANYO | 10TPE220ML |
| 106 | 3 | $\begin{aligned} & 10 \mathrm{~K} \mathrm{1/10W} \mathrm{5} \mathrm{\%} \\ & 0603 \end{aligned}$ | R99,R263-264 | VISHAY | CRCW060310K0JNEA |
| 107 | 1 | $\begin{aligned} & \text { 10M 1/10W } 5 \% \\ & 0603 \end{aligned}$ | R15 | VISHAY | CRCW060310M0FNEA |
| 108 | 3 | $\begin{aligned} & \text { 100K 1/10W } 5 \% \\ & 0603 \end{aligned}$ | R188-189,R261 | VISHAY | CRCW0603100KJNEA |
| 109 | 9 | $\begin{aligned} & 330 \text { 1/10W 5\% } \\ & 0603 \end{aligned}$ | $\begin{aligned} & \text { R119,R124-130, } \\ & \text { R141 } \end{aligned}$ | VISHAY | CRCW0603330RJNEA |
| 110 | 1 | 1M 1/10W 5\% 0603 | R67 | VISHAY | CRCW06031M00FNEA |
| 111 | 2 | $\begin{aligned} & 0 \text { 1/10W 5\% } \\ & 0603 \end{aligned}$ | R73,R156 | PHYCOMP | 232270296001 L |
| 112 | 8 | $\begin{aligned} & 10 \text { 1/10W } 5 \% \\ & 0603 \end{aligned}$ | R102,R104,R134- <br> 137,R218,R220 | VISHAY | CRCW060310R0JNEA |
| 113 | 2 | $\begin{aligned} & 75.0 \mathrm{~K} 1 / 16 \mathrm{~W} \\ & 1 \% 0603 \end{aligned}$ | R71,R179 | VISHAY | CRCW060375K0FKEA |
| 114 | 2 | $\begin{aligned} & 1 \mathrm{~K} 1 / 10 \mathrm{~W} 5 \% \\ & 0603 \end{aligned}$ | R37,R42 | DIGI-KEY | 311-1.0KGRTR-ND |
| 115 | 3 | $\begin{aligned} & \text { 4700PF 16V } \\ & 10 \% 0603 \end{aligned}$ | C168,C218,C226 | DIGI-KEY | 311-1083-2-ND |
| 116 | 4 | $\begin{aligned} & \text { 100PF 50V 5\% } \\ & 0603 \end{aligned}$ | $\begin{aligned} & \text { C169,C172, } \\ & \text { C227-228 } \end{aligned}$ | AVX | 06035A101JAT2A |
| 117 | 1 | $\begin{aligned} & 12.4 \mathrm{~K} \mathrm{1/10W} \\ & 1 \% 0603 \end{aligned}$ | R80 | DIGI-KEY | 311-12.4KHRTR-ND |
| 118 | 4 | $\begin{aligned} & 62.0 \text { 1/10W 1\% } \\ & 0603 \end{aligned}$ | $\begin{aligned} & \text { R105-106,R219, } \\ & \text { R221 } \end{aligned}$ | DIGI-KEY | 311-62.0HRTR-ND |


| Ref. | Qty. | Description | Reference Designator | Manufacturer | Part Number |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 119 | 1 | $\begin{aligned} & \text { 680PF 50V 5\% } \\ & 0603 \end{aligned}$ | C231 | PANASONIC | ECJ-1VC1H681J |
| 120 | 2 | $\begin{aligned} & 75.01 / 10 \mathrm{~W} 1 \% \\ & 0603 \end{aligned}$ | R93-94 | DALE | CRCW060375R0FKEA |
| 121 | 2 | $\begin{aligned} & 270 \mathrm{PF} 50 \mathrm{~V} 5 \% \\ & 0603 \end{aligned}$ | C95,C117 | DIGI-KEY | 311-1185-2-ND |
| 122 | 2 | $\begin{aligned} & \text { 1UF } 6.3 \mathrm{~V} 20 \% \\ & 0402 \end{aligned}$ | C107-108 | PANASONIC | ECJ-0EB0J105M |
| 123 | 3 | $\begin{aligned} & 100 \text { 1/16W 5\% } \\ & 0402 \end{aligned}$ | R1,R50-51 | DIGI-KEY | 311-100JRTR-ND |
| 124 | 1 | $\begin{aligned} & 390 \text { PF } 25 \mathrm{~V} 5 \% \\ & 0603 \end{aligned}$ | C261 | AVX | 06033A391FAT2A |
| 125 | 1 | $\begin{aligned} & 24.9 \mathrm{~K} \mathrm{1/10W} \\ & 1 \% 0603 \end{aligned}$ | R155 | DIGI-KEY | 311-24.9KHTR-ND |
| 126 | 6 | $\begin{aligned} & 1.05 \mathrm{~K} \mathrm{1/16W} \\ & 1 \% 0603 \end{aligned}$ | R74-75,R81,R96-98 | PANASONIC | ERJ-3EKF1051V |
| 127 | 4 | $\begin{aligned} & \text { 10UF 10V 10\% } \\ & 0805 \end{aligned}$ | $\begin{aligned} & \mathrm{C} 135, \mathrm{C} 193, \mathrm{C} 271, \\ & \mathrm{C} 273 \end{aligned}$ | PANASONIC | ECJ-2FB1A106K |
| 128 | 1 | $\begin{aligned} & \text { 20.0K 1/16W } \\ & 1 \% 0603 \end{aligned}$ | R266 | PANASONIC | ERJ-3EKF2002V |
| 129 | 4 | $\begin{aligned} & 0.05 \text { 1/2W 1\% } \\ & 1206 \end{aligned}$ | R157,R192-194 | SEI | CSF 1/2 $0.051 \% \mathrm{R}$ |
| 130 | 3 | $\begin{aligned} & \text { 10UF 16V 10\% } \\ & 1210 \end{aligned}$ | C201,C234,C238 | AVX | 1210YD106KAT2A |
| 131 | 1 | GREEN <br> LED001 | LED7 | PANA- <br> SONIC | LN1361CTR |
| 132 | 1 | RED LED001 | LED8 | PANA- <br> SONIC | LN1261CTR |
| 133 | 2 | $\begin{aligned} & 1000 \text { PF } 50 \mathrm{~V} 5 \% \\ & 1206 \end{aligned}$ | C190-191 | AVX | 12065A102JAT2A |
| 134 | 1 | $\begin{aligned} & 255.0 \mathrm{~K} 1 / 10 \mathrm{~W} \\ & 1 \% 0603 \end{aligned}$ | R160 | VISHAY | CRCW06032553FK |

A-10
ADSP-BF548 EZ-KIT Lite Evaluation System Manual

## ADSP-BF548 EZ-KIT Lite Bill Of Materials

| Ref. | Qty. | Description | Reference Designator | Manufacturer | Part Number |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 135 | 1 | $\begin{aligned} & 80.6 \mathrm{~K} \mathrm{1/10W} \\ & 1 \% 0603 \end{aligned}$ | R159 | DIGI-KEY | 311-80.6KHRCT-ND |
| 136 | 1 | 200MA BAT54A <br> SOT23D | D12 | MOUSER | 512-BAT54A |
| 137 | 2 | 200MA BAT54 <br> SOT23D | D10-11 | MOUSER | 512-BAT54 |
| 138 | 1 | $\begin{aligned} & \text { 8.2UH 20\% } \\ & \text { IND012 } \end{aligned}$ | L4 | COILCRAFT | MSS6132-822ML |
| 139 | 1 | $\begin{aligned} & \text { 10UH 20\% } \\ & \text { IND012 } \end{aligned}$ | L3 | COILCRAFT | MSS6132-103ML |
| 140 | 2 | $\begin{aligned} & 1.1 \mathrm{~K} 1 / 16 \mathrm{~W} 1 \% \\ & 0402 \end{aligned}$ | R191,R208 | PANASONIC | ERJ-2RKF1101X |
| 141 | 1 | $\begin{aligned} & 18 \mathrm{~K} 1 / 16 \mathrm{~W} 5 \% \\ & 0402 \end{aligned}$ | R183 | DIGI-KEY | 311-18KJRCT-ND |
| 142 | 1 | $\begin{aligned} & 820 \text { 1/16W } 5 \% \\ & 0402 \end{aligned}$ | R184 | DIGI-KEY | 311-820JRCT-ND |
| 143 | 1 | $\begin{aligned} & 12.0 \mathrm{~K} 1 / 16 \mathrm{~W} \\ & 1 \% 0402 \end{aligned}$ | R79 | DIGI-KEY | 311-12.0KLRCT-ND |
| 144 | 1 | $\begin{aligned} & 430 \text { 1/16W } 1 \% \\ & 0402 \end{aligned}$ | R180 | DIGI-KEY | 311-430LRCT-ND |
| 145 | 1 | $\begin{aligned} & 1200 \mathrm{PF} 50 \mathrm{~V} \\ & 10 \% 0402 \end{aligned}$ | C219 | DIGI-KEY | 490-1304-1-ND |
| 146 | 1 | $\begin{aligned} & 82 \mathrm{PF} 50 \mathrm{~V} 5 \% \\ & 0402 \end{aligned}$ | C217 | DIGI-KEY | 490-1290-1-ND |
| 147 | 2 | $\begin{aligned} & 22000 \mathrm{PF} 25 \mathrm{~V} \\ & 10 \% 0402 \end{aligned}$ | C223,C239 | DIGI-KEY | 490-3252-1-ND |
| 148 | 1 | $\begin{aligned} & \text { 1500PF 50V } \\ & 10 \% 0402 \end{aligned}$ | C224 | DIGI-KEY | 490-3245-1-ND |
| 149 | 3 | $\begin{aligned} & \text { 5A } \\ & \text { MBRS540T3G } \\ & \text { SMC } \end{aligned}$ | D4,D13,D15 | ON SEMI | MBRS540T3G |


| Ref. | Qty. | Description | Reference Designator | Manufacturer | Part Number |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 150 | 3 | $\begin{aligned} & \text { 15KV } \\ & \text { PGB1010603 } \\ & 0603 \end{aligned}$ | D1,D8-9 | LITTLEFUSE | PGB1010603MR |
| 151 | 1 | VARISTOR V5.5MLA 30A 0603 | R142 | LITTLE- <br> FUSE | V5.5MLA0603 |
| 152 | 1 | $\begin{aligned} & \text { THERM 0.5A } \\ & 0.41206 \end{aligned}$ | R72 | LITTLE- <br> FUSE | 1206L050-C |
| 153 | 19 | $\begin{aligned} & 33 \text { 125MW 5\% } \\ & \text { RNS001 } \end{aligned}$ | RN1-10,RN17-25 | CTS | 744C083330JP |
| 154 | 1 | $\begin{aligned} & \text { 20MA } \\ & \text { MA3X717E } \\ & \text { DIO005 } \end{aligned}$ | D16 | PANASONIC | MA3X717E |
| 155 | 2 | $\begin{aligned} & \text { 100MA } \\ & \text { MA27D27 } \\ & \text { DIO006 } \end{aligned}$ | D2,D7 | PANASONIC | MA27D27 |
| 156 | 1 | $\begin{aligned} & \text { 2A } \\ & \text { CZRF52C2V2 } \\ & \text { DIO007 } \end{aligned}$ | D3 | DIGI-KEY | 641-1052-1-ND |
| 157 | 1 | $\begin{aligned} & 2.5 \mathrm{UH} 30 \% \\ & \text { IND013 } \end{aligned}$ | L2 | COILCRAFT | MSS1038-252NLB |
| 158 | 4 | $\begin{aligned} & \text { 47.0K 1/16W } \\ & 1 \% 0402 \end{aligned}$ | R38-41 | ROHM | MCR01MZPF4702 |
| 159 | 2 | $\begin{aligned} & 3.01 \mathrm{~K} 1 / 16 \mathrm{~W} \\ & 1 \% 0402 \end{aligned}$ | R52-53 | ROHM | MCR01MZPF3011 |
| 160 | 1 | $\begin{aligned} & 5.6 \mathrm{~K} 1 / 16 \mathrm{~W} 5 \% \\ & 0402 \end{aligned}$ | R25 | PANASONIC | ERJ-2GEJ562X |
| 161 | 5 | $\begin{aligned} & 1.0 \mathrm{~K} \mathrm{1/16W} \mathrm{1} \mathrm{\%} \\ & 0402 \end{aligned}$ | R2-3,R31-33 | PANASONIC | ERJ-2RKF1001X |
| 162 | 2 | $\begin{aligned} & 1000 \text { PF } 2000 \mathrm{~V} \\ & 10 \% 1206 \end{aligned}$ | C146-147 | AVX | 1206GC102KAT1A |
| 163 | 3 | $\begin{aligned} & 82 \text { 1/16W 5\% } \\ & 0402 \end{aligned}$ | R4-6 | ROHM | MCR01MZPJ820 |

## ADSP-BF548 EZ-KIT Lite Bill Of Materials

| Ref. | Qty. | Description | Reference Designator | Manufacturer | Part Number |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 164 | 1 | $\begin{aligned} & \text { 1UF 50V 10\% } \\ & 0603 \end{aligned}$ | C267 | DIGI-KEY | 587-1257-1-ND |
| 165 | 1 | $\begin{aligned} & 154.0 \mathrm{~K} 1 / 16 \mathrm{~W} \\ & 1 \% 0402 \end{aligned}$ | R70 | DIGI-KEY | 541-154KLCT-ND |
| 166 | 1 | $\begin{aligned} & 10.0 \text { 1/10W 1\% } \\ & 0603 \end{aligned}$ | R82 | DIGI-KEY | 311-10.0HRTR-ND |
| 167 | 3 | $\begin{aligned} & 10.0 \mathrm{~K} 1 / 16 \mathrm{~W} \\ & 1 \% 0402 \end{aligned}$ | R181,R185,R265 | DIGI-KEY | 541-10.0KLCT-ND |
| 168 | 1 | $\begin{aligned} & 60.4 \text { 1/8W 1\% } \\ & 0805 \end{aligned}$ | R262 | ROHM | MCR10EZPF60R4 |
| 169 | 1 | $\begin{aligned} & \text { 15uH 20\% } \\ & \text { IND015 } \end{aligned}$ | L5 | COILCRAFT | MSS $4020-153 \mathrm{ML}$ |
| 170 | 3 | $\begin{aligned} & .5 \mathrm{~A} \mathrm{B0540W} \\ & \text { SOD-123 } \end{aligned}$ | D17-19 | DIODES <br> INC | B0540W-7-F |
| 171 | 1 | $\begin{aligned} & .5 \mathrm{~A} \mathrm{BZT} 52 \mathrm{C} 33 \mathrm{~S} \\ & \text { SOD-323 } \end{aligned}$ | D20 | DIODES <br> INC | BZT52C33S-7-F |
| 172 | 4 | $\begin{aligned} & \text { 2.2UF 25V 10\% } \\ & 0805 \end{aligned}$ | C263,C268-270 | DIGI-KEY | 490-3331-1-ND |
| 173 | 1 | $\begin{aligned} & 1.0 \text { 1/16W } 1 \% \\ & 0402 \end{aligned}$ | R260 | DIGI-KEY | 541-1.00LCT-ND |
| 174 | 1 | $\begin{aligned} & 34.0 \mathrm{~K} 1 / 10 \mathrm{~W} \\ & 1 \% 0603 \end{aligned}$ | R186 | DIGI-KEY | 541-34.0KHCT-ND |

## ADSP-






SW1: Boot Mode Select Switch

| POSITION | BOOT MODE |
| :--- | :--- |
| 0 | Idle-no boot |
| 1 | Boot from 16-bit flash memory |
| 2 | Boot from 16-bit asynchronous FIFO |
| 3 | Boot from serial SPI memory |
| 4 | Boot from SPI host device |
| 5 | Boot from serial TWI memory |
| 6 | Boot from TWI host |
| 7 | Boot from UART host |
| 8 | Reserved |
| 9 | Reserved |
| A | Boot from DDR SDRAM |
| B | Reserved |
| C | Reserved |
| D | Reserved |
| E | Boot from16-bit Host DMA |
|  | Boot from 8-bit Host DMA |







SW15: CAN1 Enable Switch

| POS. | FROM | TO | DEFAULT | ALTERNATE FUNCTION |
| :---: | :--- | :---: | :---: | :--- |
| SW15.1 | ENABLE | GND | OFF |  |
| SW15.2 | ~STB | GND | OFF |  |
| SW15.3 | CAN1_ERR | U2 - PC5 | ON | STAMP_GPIO3 |
| SW15.4 | CAN1RX | U2 - PG15 | ON | STAMP_GPIO2 |







UART3TX $\qquad$

UART3RX


NOTE: PUSHBUTTONS AND TIMERS [2:0] SHARE THE SAME NET NAMES




## I INDEX

## A

AD1980 audio codec
See also audio interface
data pin (PC2), 2-5
reset switch (SW16.1), 2-4, 2-22
AD7877 touchscreen controller, See touchscreen
ADM3202 bit, 1-28
advanced technology attachment packet interface, See ATAPI
$\overline{\text { AMS0 }}$ memory select pin, 1-17
$\overline{\text { AMS1 }}$ memory select pin, 1-24
analog audio interface, See audio interface
architecture, of this EZ-KIT Lite, 2-2
ASYNC (asynchronous memory control)
external memory banks 0-3, 1-14
ATA/ATAPI-6 controller, 1-26
ATAPI
interface, 1-26, 2-14
connector (J14), 2-37
hard disk drive, 1-26
reset signal (PH2), 2-12
audio
interface, xiv, 1-25
connector (J10), 1-25, 2-36
dual connectors (J8-9), 1-25, 2-36
loopback test switch (SW8), 2-19

## B

battery holder (J13), 2-36
bill of materials, A-1
board design database, 1-33
board schematic (ADSP-BF548), B-1
boot
modes, 2-15
mode select switch (SW1), 1-18, 1-19, 2-15
burst flash memory, xiii, 1-17, 2-12, 2-13, 2-14, 2-23

## C

CAN
interface, 1-28
CAN0 signals, 2-18
CAN1 signals, 2-22
SW15 (CAN1) enable switch, 2-22
SW6 (CAN0) enable switch, 2-18
transceiver devices, 1-28
CAN0_ERR signal, 1-28, 2-18
CAN0RX signal, 2-18
CAN1_ERR signal, 1-28, 2-22
CAN1RX signal, 2-22
CCLK register, 1-17
CLK pin, 1-19
clock in (CLK IN) signal, 2-3
code security, 1-12
configuration, of this EZ-KIT Lite, 1-4

## Index

connectors
diagram of locations, 2-33
J10 (audio), 1-25, 2-36
J13 (battery), 2-36
J1-3 (expansion), 1-32, 2-34
J14 (ATAPI), 2-37
J4 (Ethernet), 1-25, 2-34
J5 (SD card), 1-19, 2-35
J6 (RS-232), 2-35
J7 (power), 2-35
J8-9 (dual audio), 1-25, 2-36
P10 (TWI), 2-40
P11 (timers), 2-40
P12 (UART3), 1-28, 2-4, 2-41
P14 (LCD touchscreen), 2-41
P15 (LCD data), 2-21, 2-41
P1 (keypad), 1-23, 2-37
P3 (host interface), 1-23, 1-24, 2-5, 2-6, 2-10, 2-38
P4 (USB OTG), 1-27, 2-38
P5 (LCD backlight), 2-38
P6 (SPORT2), 2-3, 2-4, 2-8, 2-10, 2-39
P7 (SPORT3), 2-4, 2-8, 2-10, 2-39
P8 (PPI1), 2-6, 2-8, 2-12, 2-39
P9 (SPI), 2-40
PJ11 (AD7877 data), 2-14
PJ12 (AD7877 interrupt), 2-14
ZJ1 (USB), 2-42
ZP4 (JTAG), 1-31, 2-42
contents, of this EZ-KIT Lite package, 1-3
core
clock signal (CCLK), 1-15
voltage, 2-2

## D

data available output (DAV) signal, 1-23, 2-21
$\overline{\text { DDRCS0 }}$ signal, $1-15$

DDR registers, 1-16
default configuration, of this EZ-KIT Lite, 1-4
DIP switch (SW5), 1-31, 2-4, 2-5, 2-18, 2-20, 2-23
double data rate (DDR) interface, xiii, 1-15

## E

EBIU_AMGCTL register, 1-17
EBIU_DDRCTL0-2 registers, 1-16
enhanced parallel peripheral interface
(EPPI), See PPI0, PPI1
ERR signals, 1-28
Ethernet
interface, xiv, 1-24
cables, 1-3
connector (J4), 1-25, 2-34
controller (U14), 1-24, 2-12, 2-23
enable switch (SW16.3), 1-24, 2-23
LED (LED9), 2-32
PHY portion, 1-25
serial ROM (U12), 1-24
speed select jumper (JP3), 2-27
evaluation license
CCES, 1-11
VisualDSP++, 1-11
example programs, 1-34
expansion interface, 1-18, 1-20, 1-23, 1-32, $2-3,2-4,2-7,2-12,2-13,2-14,2-34$
external memory, 1-13, 1-14

## F

features, of this EZ-KIT Lite, xiii
FET switches, 1-26, 1-27, 2-22
flag pins, See programmable flags by name (PAx to PJx)
flash memory, See burst flash memory

G
general-purpose IO pins, 1-31, 2-16, 2-17, 2-18, 2-19, 2-21, 2-22, 2-31

## H

host interface, 1-29
host interface connector (P3), 1-23, 1-24, 2-5, 2-6, 2-10, 2-38

## I

IDC header (P3), 1-29
installation, of this EZ-KIT Lite, 1-4 CCES, 1-5
VisualDSP++, 1-9
interrupt output (PENIRQ) signal, 2-21
IO voltage, 2-2

## J

JTAG
interface, 1-31
connector (ZP4), 1-31, 2-42
jumpers
diagram of locations, 2-25
JP11 (USB OTG power), 2-30
JP12 (PPIFS3), 1-28, 2-30
JP1 (UART1 loopback), 1-28, 2-26
JP2 (SPI enable), 2-26
JP3 (Ethernet speed select), 2-27
JP4 (VDDINT power), 1-33, 2-27
JP5 (VDDEXT power), 1-33, 2-28
JP6 (VDDDDR power), 1-33, 2-28
JP7 (MOSI1 out), 2-29
JP8 (MOSI1 in), 2-29

## K

keypad interface connections, 1-23 connector (P1), 2-37
enable switch (SW2), 1-23, 2-6, 2-16

## L

LCD module
See also touchscreen
interface, xiii, 1-21
backlight connector (P5), 2-38
config switch (SW17), 1-22, 2-6, 2-8, 2-9
data connector (P15), 2-21, 2-41
PPI config switch (SW14), 1-22, 2-4, 2-7, 2-21
touchscreen connector (P14), 2-41
LEDs
diagram of locations, 2-31
LED1-6 (PG6-11), 1-31, 1-34, 2-10, 2-29, 2-31
LED7 (power), 2-32
LED8 (reset), 2-32
LED9 (Ethernet), 2-32
ZLED3 (USB monitor), 1-9
Lockbox secure technology, 1-12

## M

MAC address, 1-24
Media Instruction Set Computing (MISC), xi
memory map, of this EZ-KIT Lite, 1-13
Micro Signal Architecture (MSA), xi
MOSI1
in jumper (JP8), 2-29
out jumper (JP7), 2-29

## Index

## N

NAND
chip enable signal, 2-14
flash memory interface, xiii, 1-18
NOR RESER (SW16.4), 2-5
notation conventions, xxi

## O

oscillator, 1-20, 2-21
oscilloscope, 1-33
OTG interface, 1-27

## P

PA0-15 signals, 2-3
package contents, 1-3
PB0-7 signals, 2-4
PB11 signal, 2-4, 2-18, 2-20, 2-23
PB12-14 signals, 2-4
PB1-4 (SW13-10) push buttons, 1-23, 2-18, 2-20
PB8-10signals, 2-4, 2-18, 2-20
PC0-13 signals, 2-5
PD0-7 signals, 2-6
PD8-15 signals, 2-6, 2-16
PE0-6 signals, 2-7
PE11-15 signals, 2-7
PE7 signal, 1-27, 2-7
PE8 signal, 1-24, 2-7
PE9-10 signals, 2-7, 2-19
pen interrupt (PENIRQ) signal, 1-23
peripheral control enable (SW16), 2-22
PF0-15 signals, 2-8
PG0-4 signals, 2-9
PG10/MOSI1 signal, 2-9, 2-29
PG11-15 signals, 2-9
PG5 signal, 2-9, 2-17
PG6-11 (IO) signals, 1-31, 2-9, 2-31

PH0 signal, 2-12
PH1 signal, 2-12, 2-19
PH2 signal, 2-12
PH3-4 signals, 2-12, 2-17
PH5-13 signals, 2-12
PI0-15 signals, 2-13
PJ0-13 signals, 2-14
PLL_CTL register, 1-17
PLL_DIV register, 1-17
POST (power-on-self test) program, 1-17, 1-19, 1-28, 1-33, 2-26
power
connector (J7), 2-35
LED (LED7), 2-32
measurements, 1-33
supply, 1-3
PPI0 interface
config for LCD module, 1-20, 1-21
PPI0FS1 signal, 1-23
PPI1 interface
connections, 1-20
connector (P8), 2-6, 2-8, 2-12, 2-39
connector via JP2, 2-10
PPI1CLK multiplexter, 2-21
PPI1FS3 pull-down jumper (JP12), 1-28, 2-30
PPI1_SEL signal, 1-20
product information, xix
programmable flags (PCs)
PC0 (CAN0_ERR), 1-28
PC5 (CAN1_ERR), 1-28
programmable flags (PFs), See PAx, PBx, PCx, PDx , PEx, PFx, PGx, PHx, PIx, PJx
push buttons
See also switches by name (SWx)
SW13-10, 1-23, 2-18, 2-20

## Index

## R

real-time clock (RTC), 1-30, 2-3
Reduced Instruction Set Computing
(RISC), xi
related documents, $x x$
reset
AD1980 codec (SW16.3), 2-4, 2-22
LEDs (LED8), 2-32
push button (SW9), 2-19, 2-20
rotary enable switch (SW4), 1-24, 2-12
rotary encoder
interface, 1-24
enable switch (SW4), 2-10, 2-17
switch (SW3), 1-24, 2-17
RS-232 connector (J6), 2-35
RTC interface, 1-30

## S

schematic, of ADSP-BF548 EZ-KIT Lite, B-1
SD memory
card connector (J5), 1-19, 2-35
clock pin (SD_CLK), 2-6
data pins (SD_Dx), 2-5
SDRAM
controller, 1-15
memory map, 1-14
secure digital (SD) interface, See SD memory
serial flash memory, 1-18, 2-7
serial peripheral interconnect (SPI) ports, See SPI
SPI
connector (P9), 2-5, 2-40
connector via JP2, 2-10
flash memory, xiii, 1-18, 2-7

SPI0 interface
connections, 1-22
SPI0SEL1 signal, 1-19
SPIOSEL2 signal, 1-19, 1-23
SPIOSEL3 flag pin, 1-19
SPI1 interface, enable jumper (JP2), 2-26
SPORT2 connector (P6), 2-3, 2-4, 2-5, 2-8, 2-10, 2-39
SPORT3 connector (P7), 2-4, 2-5, 2-8, 2-10, 2-39
SRAM memory, 1-13
See also internal memory
STAMP connectors, 1-20, 1-28, 2-18, 2-26
startup, of this EZ-KIT Lite
CCES, 1-5
VisualDSP++, 1-9
STOPACQ signal, 1-23
SW14 (LCD/PPI config) switch, 1-20, 1-22, 2-4, 2-7, 2-21
SW15 (CAN1 enable) switch, 1-29, 2-22
SW16.1 (audio codec reset) switch, 2-4, 2-22
SW16.2 (USB OTG enable) switch, 1-27, 2-8, 2-22
SW16.3 (Ethernet enable) switch, 1-24, 2-23
SW16.4 (NOR RESET) switch, 2-5, 2-23
SW16 (peripheral Ctrl enable) switch, 2-22
SW17 (LCD config) switch, 1-22, 2-6, 2-8, 2-9
SW1 (boot mode select) switch, 1-18, 1-19, 2-15
SW2 (keypad enable) switch, 1-23, 2-6, 2-16
SW3 (rotary) switch, 1-24, 2-17
SW4 (rotary enable) switch, 1-24, 2-10, 2-12, 2-17
SW5 (push button enable) DIP switch, 1-31, 2-4, 2-5, 2-18, 2-20, 2-23
SW6 (CAN0 enable) switch, 1-28, 2-18

## Index

SW7 (UART enable) switch, 1-28, 2-8, 2-12, 2-19
SW8 (audio loopback test) switch, 2-19
SW9 (reset) push button, 2-19, 2-20
switches
See also switches by name (SWx)
diagram of locations, 2-15
synchronous dynamic random access memory, See SDRAM
system
architecture, of this EZ-KIT Lite, 2-2
clock (SCLK), 1-15

## T

technical support, xvii
thumbwheel control, xiv
timers connector (P11), 2-40
touchscreen
interface, 1-22
AD7877 controller, 1-18, 1-22, 2-7, 2-21
connector (P14), 2-41
data connector (PJ11), 2-14
interrupt (PJ12), 2-14
TWI connector (P10), 2-4, 2-5, 2-40

## U

UART1 interface
connections, 2-12
enable switch (SW7.2), 2-12
installing JP12, 2-30
loopback jumper (JP1), 1-28, 2-26
UART1_RX signal, 2-26
UART1_TX signal, 2-26
UART3 interface connector (P12), 1-28, 2-4, 2-41
UART enable switch (SW7), 1-28, 2-8, 2-19
universal asynchronous receiver transmitter, See UART
USB
debug agent connector (ZJ1), 2-42
enable (SW16.2) switch, 1-27, 2-8, 2-22
interface, 2-42
OTG interface connector (P4), 1-27, 2-38
power jumper (JP11), 2-30
regulator (VR1), 2-22
voltage regulators, 1-27

## V

VDDDDR
pin, 1-33
power jumper (JP6), 1-33, 2-28
VDDEXT
pin, 1-33
power jumper (JP5), 1-33, 2-28
VDDINT
pin, 1-33
power jumper (JP4), 1-33, 2-27
very-long instruction word (VLIW), xi
voltage planes, 1-32
VR1 (USB voltage) regulator, 1-27

## W

watchdog timer, 1-30

