



**Please note that Cypress is an Infineon Technologies Company.**

The document following this cover page is marked as “Cypress” document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

**Continuity of document content**

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

**Continuity of ordering part numbers**

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.



THIS SPEC IS OBSOLETE

Spec No: 002-08364

Spec Title: MB39C015 2CH DC/DC CONVERTER IC WITH  
PFM/PWM SYNCHRONOUS RECTIFICATION

Replaced by: NONE

## 2 ch DC/DC Converter IC with PFM/PWM Synchronous Rectification

### Description

The MB39C015 is a current mode type 2-channel DC/DC converter IC built-in voltage detection, synchronous rectifier, and down conversion support. The device is integrated with a switching FET, oscillator, error amplifier, PWM control circuit, reference voltage source, and voltage detection circuit.

External inductor and decoupling capacitor are needed only for the external component.

As combining with external parts enables a DC/DC converter with a compact and high load response characteristic, this is suitable as the built-in power supply for such as mobile phone/PDA, DVDs, and HDDs.

### Features

- High efficiency : 96% (Max)
- Output current (DC/DC) : 800 mA/ch (Max)
- Input voltage range : 2.5 V to 5.5 V
- Operating frequency : 2.0 MHz (Typ)
- No flyback diode needed
- Low dropout operation : For 100% on duty
- Built-in high-precision reference voltage generator : 1.30 V  $\pm$  2%
- Consumption current in shutdown mode : 1  $\mu$ A or less
- Built-in switching FET : P-ch MOS 0.3  $\Omega$  (Typ) N-ch MOS 0.2  $\Omega$  (Typ)
- High speed for input and load transient response in the current mode
- Over temperature protection
- Packaged in a compact package : QFN-24


### Applications

- Flash ROMs
- MP3 players
- Electronic dictionary devices
- Surveillance cameras
- Portable GPS navigators
- DVD drives
- IP phones
- Network hubs
- Mobile phones etc.

## Contents

<b>Description</b> .....	1	10.2 Output Voltage Setting .....	16
<b>Features</b> .....	1	10.3 About Conversion Efficiency .....	16
<b>Applications</b> .....	1	10.4 Power Dissipation and Heat Considerations .....	17
<b>Contents</b> .....	2	10.5 XPOR Threshold Voltage Setting [VPORH, VPORL] .....	18
<b>1. Pin Assignment</b> .....	3	10.6 Transient Response .....	19
<b>2. Pin Descriptions</b> .....	4	10.7 Board Layout, Design Example .....	20
<b>3. I/O Pin Equivalent Circuit Diagram</b> .....	5	<b>11. Example Of Standard Operation Characteristics</b> .....	21
<b>4. Block Diagram</b> .....	6	<b>12. Application Circuit Examples</b> .....	29
<b>5. Function of Each Block</b> .....	8	<b>13. Application Circuit Examples</b> .....	30
<b>6. Absolute Maximum Ratings</b> .....	10	<b>14. Usage Precautions</b> .....	32
<b>7. Recommended Operating Conditions</b> .....	11	<b>15. Ordering Information</b> .....	32
<b>8. Electrical Characteristics</b> .....	12	<b>16. RoHS Compliance Information</b> .....	32
<b>9. Test Circuit For Measuring Typical Operating Characteristics</b> .....	14	<b>17. Package Dimension</b> .....	33
<b>10. Application Notes</b> .....	15	<b>Document History</b> .....	34
10.1 Selection of Components .....	15	<b>Sales, Solutions, and Legal Information</b> .....	35


### 1. Pin Assignment




## 2. Pin Descriptions

Pin No.	Pin Name	I/O	Description
1	CTLP	I	Voltage detection circuit block control input pin. (L : Voltage detection function stop, H : Normal operation)
2/3	CTL2/CTL1	I	DC/DC converter block control input pin. (L : Shut down, H : Normal operation)
4	AGND	–	Control block ground pin.
5	AVDD	–	Control block power supply pin.
6	VREF	O	Reference voltage output pin.
7	VDET	I	Voltage detection input pin.
8/23	VREFIN1/VREFIN2	I	Error amplifier (Error Amp) non-inverted input pin.
9/22	MODE1/MODE2	I	Use pin at L level or leave open.
10/21	OUT1/OUT2	I	Output voltage feedback pin.
11, 12/ 19, 20	DVDD1/DVDD2	–	Drive block power supply pin.
13/18	LX1/LX2	O	Inductor connection output pin. High impedance during shut down.
14, 15/ 16, 17	DGND1/DGND2	–	Drive block ground pin.
24	XPOR	O	VDET circuit output pin. Connected to an N-ch MOS open drain circuit.

### 3. I/O Pin Equivalent Circuit Diagram



### 4. Block Diagram






■ Current Mode

□ Original voltage mode type :

- Stabilize the output voltage by comparing two items below and on-duty control.
  - Voltage ( $V_C$ ) obtained through negative feedback of the output voltage by Error Amp
  - Reference triangular wave ( $V_{TRI}$ )

□ Current mode type :

- Instead of the triangular wave ( $V_{TRI}$ ), the voltage ( $V_{IDET}$ ) obtained through I-V conversion of the sum of currents that flow in the oscillator (rectangular wave generation circuit) and SW FET is used.
- Stabilize the output voltage by comparing two items below and on-duty control.
  - Voltage ( $V_C$ ) obtained through negative feedback of the output voltage by Error Amp
  - Voltage ( $V_{IDET}$ ) obtained through I-V conversion of the sum of current that flow in the oscillator (rectangular wave generation circuit) and SW FET



## 5. Function of Each Block

### ■ PWM Logic Control Circuit

The built-in P-ch and N-ch MOS FETs are controlled for synchronization rectification according to the frequency (2.0 MHz) oscillated from the built-in oscillator (square wave oscillation circuit).

### ■ I<sub>OUT</sub> Comparator Circuit

This circuit detects the current (I<sub>LX</sub>) which flows to the external inductor from the built-in P-ch MOS FET. By comparing V<sub>IDET</sub> obtained through I-V conversion of peak current I<sub>PK</sub> of I<sub>LX</sub> with the Error Amp output, the built-in P-ch MOS FET is turned off via the PWM Logic Control circuit.

### ■ Error Amp Phase Compensation Circuit

This circuit compares the output voltage to reference voltages such as V<sub>REF</sub>. This IC has a built-in phase compensation circuit that is designed to optimize the operation of this IC. This needs neither to be considered nor addition of a phase compensation circuit and an external phase compensation device.


### ■ V<sub>REF</sub> Circuit

A high accuracy reference voltage is generated with BGR (bandgap reference) circuit. The output voltage is 1.30 V (Typ).

### ■ Voltage Detection (V<sub>DET</sub>) Circuit

The voltage detection circuit monitors the voltage at the V<sub>DET</sub> pin. Normally, use the XPOR pin through pull-up with an external resistor. When the V<sub>DET</sub> pin voltage reaches 0.6 V, it reaches the H level.

Timing Chart Example : (XPOR Pin Pulled Up to V<sub>IN</sub>)



### ■ Protection Circuit

This IC has a built-in over-temperature protection circuit. The over-temperature protection circuit turns off both N-ch and P-ch switching FETs when the junction temperature reaches + 135 °C . When the junction temperature comes down to + 110 °C , the switching FET is returned to the normal operation. Since the PWM control circuit of this IC is in the control method in current mode, the current peak value is also monitored and controlled as required.

**■ Function Table**

MODE	Input			Output			
	CTL1	CTL2	CTLP	CH1 Function	CH2 Function	VDET Function	VREF Function
Shutdown mode		L		Stopped			
Operating mode	H	L	L	Operation	Stopped	Stopped	Outputs 1.3 V
	L	H	L	Stopped	Operation	Stopped	
	L	L	H	Stopped	Stopped	Operation	
	H	H	L	Operation	Operation	Stopped	
	L	H	H	Stopped	Operation	Operation	
	H	L	H	Operation	Stopped	Operation	
			H		Operation		

## 6. Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating		Unit
			Min	Max	
Power supply voltage	V <sub>DD</sub>	AVDD = DVDD1 = DVDD2	-0.3	+6.0	V
Signal input voltage	V <sub>SIG</sub>	OUT1/OUT2 pins	-0.3	V <sub>DD</sub> + 0.3	V
		CTL <sub>P</sub> , CTL1/CTL2, MODE1/MODE2 pins	-0.3	V <sub>DD</sub> + 0.3	
		VREFIN1/VREFIN2 pins	-0.3	V <sub>DD</sub> + 0.3	
		VDET pin	-0.3	V <sub>DD</sub> + 0.3	
XPOR pull-up voltage	V <sub>IXPOR</sub>	XPOR pin	-0.3	+6.0	V
LX voltage	V <sub>LX</sub>	LX1/LX2 pins	-0.3	V <sub>DD</sub> + 0.3	V
LX Peak current	I <sub>PK</sub>	I <sub>LX1</sub> /I <sub>LX2</sub>	-	1.8	A
Power dissipation	P <sub>D</sub>	T <sub>a</sub> ≤ +25 °C	-	3125 <sup>*1, *2, *3</sup>	mW
			-	1563 <sup>*1, *2, *4</sup>	
		T <sub>a</sub> = +85 °C	-	1250 <sup>*1, *2, *3</sup>	mW
			-	625 <sup>*1, *2, *4</sup>	
Operating ambient temperature	T <sub>a</sub>	-	-40	+85	°C
Storage temperature	T <sub>STG</sub>	-	-55	+125	°C

\*1 : Power dissipation value between + 25 °C and + 85 °C is obtained by connecting these two points with straight line.

\*2 : When mounted on a four-layer epoxy board of 11.7 cm × 8.4 cm

\*3 : Connection at exposure pad with thermal via. (Thermal via 9 holes)

\*4 : Connection at exposure pad, without a thermal via.

### Notes:

- The use of negative voltages below - 0.3 V to the AGND, DGND1, and DGND2 pin may create parasitic transistors on LSI lines, which can cause abnormal operation.
- This device can be damaged if the LX1 pin and LX2 pin are short-circuited to AVDD and DVDD1/DVDD2, or AGND and DGND1/DGND2.

**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## 7. Recommended Operating Conditions

Parameter	Symbol	Condition	Value			Unit
			Min	Typ	Max	
Power supply voltage	V <sub>DD</sub>	AVDD = DVDD1 = DVDD2	2.5	3.7	5.5	V
VREFIN voltage	V <sub>REFIN</sub>	–	0.15	–	1.30	V
CTL voltage	V <sub>CTL</sub>	CTLP, CTL1, CTL2	0	–	5.0	V
LX current	I <sub>LX</sub>	I <sub>LX1</sub> /I <sub>LX2</sub>	–	–	800	mA
VREF output current	I <sub>ROUT</sub>	2.5 V ≤ AVDD = DVDD1 = DVDD2 < 3.0 V	–	–	0.5	mA
		3.0 V ≤ AVDD = DVDD1 = DVDD2 ≤ 5.5 V	–	–	1	
XPOR current	I <sub>POR</sub>	–	–	–	1	mA
Inductor value	L	–	–	2.2	–	μH

**Note :**

The output current from this device has a situation to decrease if the power supply voltage (V<sub>IN</sub>) and the DC/DC converter output voltage (V<sub>OUT</sub>) differ only by a small amount. This is a result of slope compensation and will not damage this device.

**WARNING:** The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

## 8. Electrical Characteristics

(Ta = +25 °C , AVDD = DVDD1 = DVDD2 = 3.7 V, VOUT1/VOUT2 setting value = 2.5 V, MODE1/MODE2 = 0 V)

Parameter	Symbol	Pin No.	Condition	Value			Unit	
				Min	Typ	Max		
DC/DC converter block	Input current	I <sub>REFIN</sub>	8, 23	V <sub>REFIN</sub> = 0.15 V to 1.3 V	-100	0	+100	nA
	Output voltage	V <sub>OUT</sub>	10, 21	V <sub>REFIN</sub> = 0.833 V, OUT = -100 mA	2.45	2.50	2.55	V
	Input stability	LINE		2.5 V ≤ AVDD = DVDD1 = DVDD2 ≤ 5.5 V* <sup>1</sup>	-	-	10	mV
	Load stability	LOAD		-100 mA ≥ OUT ≥ -800 mA	-	-	10	mV
	OUT pin input impedance	R <sub>OUT</sub>		OUT = 2.0 V	0.6	1.0	1.5	MΩ
	LX Peak current	I <sub>PK</sub>	13, 18	Output shorted to GND	0.9	1.2	1.7	A
	Oscillation frequency	f <sub>osc</sub>		-	1.6	2.0	2.4	MHz
	Rise delay time	t <sub>PG</sub>	2, 3, 10, 21	C1/C2 = 4.7 μF, OUT = 0 A, OUT1/OUT2 : 0 → 90% V <sub>OUT</sub>	-	45	80	μs
	SW NMOS-FET OFF voltage	V <sub>N<sub>OFF</sub></sub>	13, 18	-	-	-10*	-	mV
	SW PMOS-FET ON resistance	R <sub>ONP</sub>		LX1/LX2 = -100 mA	-	0.30	0.48	Ω
	SW NMOS-FET ON resistance	R <sub>ONN</sub>		LX1/LX2 = -100 mA	-	0.20	0.42	Ω
	LX leak current	I <sub>LEAKM</sub>		0 ≤ LX ≤ VDD* <sup>2</sup>	-1.0	-	+8.0	μA
I <sub>LEAKH</sub>			VDD = 5.5 V, 0 ≤ LX ≤ VDD* <sup>2</sup>	-2.0	-	+16.0	μA	
Protection circuit block	Overheating protection (Junction Temp.)	T <sub>OTPH</sub>	-	-	+120*	+135*	+160*	°C
		T <sub>OTPL</sub>			+95*	+110*	+125*	°C
	UVLO threshold voltage	V <sub>THUV</sub> V <sub>THLUV</sub>	5, 11, 12, 19, 20	-	2.17 2.03	2.30 2.15	2.43 2.27	V
UVLO hysteresis width	V <sub>HYSUV</sub>		-	0.08	0.15	0.25	V	
Voltage detection circuit block	XPOR threshold voltage	V <sub>THHPR</sub>	7	-	575	600	625	mV
		V <sub>THLPR</sub>			558	583	608	mV
	XPOR hysteresis width	V <sub>HYSPR</sub>		-	-	17	-	mV
	XPOR output voltage	V <sub>OL</sub>	24	XPOR = 25 μA	-	-	0.1	V
XPOR output current	I <sub>OH</sub>		XPOR = 5.5 V	-	-	1.0	μA	

\* : Standard design value

(Ta = +25 °C , AVDD = DVDD1 = DVDD2 = 3.7 V, VOUT1/VOUT2 setting value = 2.5 V, MODE1/MODE2 = 0 V)


Parameter		Symbol	Pin No.	Condition	Value			Unit
					Min	Typ	Max	
Control block	CTL threshold voltage	V <sub>THHCT</sub>	1, 2, 3	–	0.55	0.95	1.45	V
		V <sub>THLCT</sub>		–	0.40	0.80	1.30	V
	CTL pin input current	I <sub>ICTL</sub>		0 V ≤ CTLP/CTL1/CTL2 ≤ 3.7 V	–	–	1.0	μA
Reference voltage block	VREF voltage	V <sub>REF</sub>	6	VREF = 0 mA	1.274	1.300	1.326	V
	VREF Load stability	I <sub>LOADREF</sub>		VREF = –1.0 mA	–	–	20	mV
General	Shut down power supply current	I <sub>VDD1</sub>	5, 11, 12, 19, 20	CTLP/CTL1/CTL2 = 0 V State of all circuits OFF*3	–	–	1.0	μA
		I <sub>VDD1H</sub>		CTLP/CTL1/CTL2 = 0 V, VDD = 5.5 V State of all circuits OFF*3	–	–	1.0	μA
	Power supply current (DC/DC mode)	I <sub>VDD31</sub>		1. CTLP = 0 V, CTL1 = 3.7 V, CTL2 = 0 V 2. CTLP = 0 V, CTL1 = 0 V, CTL2 = 3.7 V OUT = 0 A	–	3.5	10	mA
		I <sub>VDD32</sub>		CTLP = 0 V, CTL1/CTL2 = 3.7 V, OUT = 0 A	–	7.0	20.0	mA
	Power supply current (voltage detection mode)	I <sub>VDD5</sub>		CTLP = 3.7 V, CTL1/CTL2 = 0 V,	–	15	24	μA
	Power-on invalid current	I <sub>VDD</sub>		1. CTL1 = 3.7 V, CTL2 = 0 V 2. CTL1 = 0 V, CTL2 = 3.7 V VOUT1/VOUT2 = 90% OUT = 0 A*4	–	1000	2000	μA

\*1 : The minimum value of AVDD = DVDD1 = DVDD2 is the 2.5 V or VOUT setting value + 0.6 V, whichever is higher.

\*2 : The + leak at the LX1 pin and LX2 pin includes the current of the internal circuit.

\*3 : Sum of the current flowing into the AVDD, the DVDD1, and the DVDD2 pins.

\*4 : Current consumption based on 100% ON-duty (High side FET in full ON state). The SW FET gate drive current is not included because the device is in full ON state (no switching operation). Also the load current is not included.

**9. Test Circuit For Measuring Typical Operating Characteristics**


Component	Specification	Vendor	Part Number	Remarks
R1	1 MΩ	KOA	RK73G1JT D 1 MΩ	
R3-1	20 kΩ	SSM	RR0816-203-D	VOUT1/VOUT2 = 2.5 V Setting
R3-2	150 kΩ	SSM	RR0816-154-D	
R4	300 kΩ	SSM	RR0816-304-D	
R5	510 kΩ	KOA	RK73G1JT D 510 kΩ	
R6	100 kΩ	SSM	RR0816-104-D	
C1	4.7 μF	TDK	C2012JB1A475K	
C2	4.7 μF	TDK	C2012JB1A475K	
C3	0.1 μF	TDK	C1608JB1E104K	
C6	0.1 μF	TDK	C1608JB1H104K	For adjusting slow start time
L1	2.2 μH	TDK	VLF4012AT-2R2M	

Note : These components are recommended based on the operating tests authorized.

TDK : TDK Corporation  
SSM : SUSUMU Co., Ltd  
KOA : KOA Corporation



## 10. Application Notes

### 10.1 Selection of Components

#### ■ Selection of an External Inductor

Basically it does not need to design inductor. This IC is designed to operate efficiently with a 2.2  $\mu\text{H}$  inductor.

The inductor should be rated for a saturation current higher than the LX peak current value during normal operating conditions, and should have a minimal DC resistance. (100 m $\Omega$  or less is recommended.)

LX peak current value  $I_{PK}$  is obtained by the following formula.

$$I_{PK} = I_{OUT} + \frac{V_{IN} - V_{OUT}}{L} \times \frac{D}{f_{osc}} \times \frac{1}{2} = I_{OUT} + \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{2 \times L \times f_{osc} \times V_{IN}}$$

- L : External inductor value
- $I_{OUT}$  : Load current
- $V_{IN}$  : Power supply voltage
- $V_{OUT}$  : Output setting voltage
- D : ON-duty to be switched (=  $V_{OUT}/V_{IN}$ )
- $f_{osc}$  : Switching frequency (2.0 MHz)

ex) When  $V_{IN} = 3.7 \text{ V}$ ,  $V_{OUT} = 2.5 \text{ V}$ ,  $I_{OUT} = 0.8 \text{ A}$ ,  $L = 2.2 \mu\text{H}$ ,  $f_{osc} = 2.0 \text{ MHz}$

The maximum peak current value  $I_{PK}$ ;

$$I_{PK} = I_{OUT} + \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{2 \times L \times f_{osc} \times V_{IN}} = 0.8 \text{ A} + \frac{(3.7 \text{ V} - 2.5 \text{ V}) \times 2.5 \text{ V}}{2 \times 2.2 \mu\text{H} \times 2.0 \text{ MHz} \times 3.7 \text{ V}} \approx 0.89 \text{ A}$$

#### ■ I/O Capacitor Selection

- Select a low equivalent series resistance (ESR) for the VDD input capacitor to suppress dissipation from ripple currents.
- Also select a low equivalent series resistance (ESR) for the output capacitor. The variation in the inductor current causes ripple currents on the output capacitor which, in turn, causes ripple voltages an output equal to the amount of variation multiplied by the ESR value. The output capacitor value has a significant impact on the operating stability of the device when used as a DC/DC converter. Therefore, Cypress generally recommends a 4.7  $\mu\text{F}$  capacitor, or a larger capacitor value can be used if ripple voltages are not suitable. If the  $V_{IN}/V_{OUT}$  voltage difference is within 0.6 V, the use of a 10  $\mu\text{F}$  output capacitor value is recommended.
- Types of capacitors  
Ceramic capacitors are effective for reducing the ESR and afford smaller DC/DC converter circuit. However, power supply functions as a heat generator, therefore avoid to use capacitor with the F-temperature rating ( - 80% to + 20%). Cypress recommends capacitors with the B-temperature rating (  $\pm 10\%$  to  $\pm 20\%$ ). Normal electrolytic capacitors are not recommended due to their high ESR. Tantalum capacitor will reduce ESR, however, it is dangerous to use because it turns into short mode when damaged. If you insist on using a tantalum capacitor, Cypress recommends the type with an internal fuse.


## 10.2 Output Voltage Setting

The output voltage  $V_{OUT}$  ( $V_{OUT1}$  or  $V_{OUT2}$ ) of this IC is defined by the voltage input to VREFIN (VREFIN1 or VREFIN2) . Supply the voltage for inputting to VREFIN from an external power supply, or set the VREF output by dividing it with resistors.

The output voltage when the VREFIN voltage is set by dividing the VREF voltage with resistors is shown in the following formula.

$$V_{OUT} = 3.01 \times V_{REFIN}, \quad V_{REFIN} = \frac{R2}{R1 + R2} \times V_{REF}$$

( $V_{REF} = 1.30 \text{ V}$ )



### Note :

Refer to “Application Circuit Examples” for the an example of this circuit.

Although the output voltage is defined according to the dividing ratio of resistance, select the resistance value so that the current flowing through the resistance does not exceed the VREF current rating (1 mA) .

## 10.3 About Conversion Efficiency

The conversion efficiency can be improved by reducing the loss of the DC/DC converter circuit.

The total loss ( $P_{LOSS}$ ) of the DC/DC converter is roughly divided as follows :

$$P_{LOSS} = P_{CONT} + P_{SW} + P_C$$

$P_{CONT}$  : Control system circuit loss (The power used for this IC to operate, including the gate driving power for internal SW FETs)

$P_{SW}$  : Switching loss (The loss caused during switching of the IC's internal SW FETs)

$P_C$  : Continuity loss (The loss caused when currents flow through the IC's internal SW FETs and external circuits )

The IC's control circuit loss ( $P_{CONT}$ ) is extremely small, less than 100 mW (with no load).

As the IC contains FETs which can switch faster with less power, the continuity loss ( $P_C$ ) is more predominant as the loss during heavy-load operation than the control circuit loss ( $P_{CONT}$ ) and switching loss ( $P_{SW}$ ).

Furthermore, the continuity loss ( $P_C$ ) is divided roughly into the loss by internal SW FET ON-resistance and by external inductor series resistance.

$$P_C = I_{OUT}^2 \times (RDC + D \times R_{ONP} + (1 - D) \times R_{ONN})$$

D : Switching ON-duty cycle ( =  $V_{OUT} / V_{IN}$  )

$R_{ONP}$  : Internal P-ch SW FET ON resistance

$R_{ONN}$  : Internal N-ch SW FET ON resistance

RDC : External inductor series resistance

$I_{OUT}$  : Load current

The above formula indicates that it is important to reduce RDC as much as possible to improve efficiency by selecting components.

#### 10.4 Power Dissipation and Heat Considerations

The IC is so efficient that no consideration is required in most cases. However, if the IC is used at a low power supply voltage, heavy load, high output voltage, or high temperature, it requires further consideration for higher efficiency.

The internal loss ( $P$ ) is roughly obtained from the following formula :

$$P = I_{OUT}^2 \times (D \times R_{ONP} + (1 - D) \times R_{ONN})$$

D : Switching ON-duty cycle ( =  $V_{OUT} / V_{IN}$  )

$R_{ONP}$  : Internal P-ch SW FET ON resistance

$R_{ONN}$  : Internal N-ch SW FET ON resistance

$I_{OUT}$  : Output current

The loss expressed by the above formula is mainly continuity loss. The internal loss includes the switching loss and the control circuit loss as well but they are so small compared to the continuity loss they can be ignored.

In this IC with  $R_{ONP}$  greater than  $R_{ONN}$ , the larger the on-duty cycle, the greater the loss.

When assuming  $V_{IN} = 3.7$  V,  $T_a = +70$  °C, for example,  $R_{ONP} = 0.36$   $\Omega$  and  $R_{ONN} = 0.30$   $\Omega$  according to the graph "MOS FET ON resistance vs. Operating ambient temperature". The IC's internal loss  $P$  is 123 mW at  $V_{OUT} = 2.5$  V and  $I_{OUT} = 0.6$  A. According to the graph "Power dissipation vs. Operating ambient temperature", the power dissipation at an operating ambient temperature  $T_a$  of  $+70$  °C is 300 mW and the internal loss is smaller than the power dissipation.

### 10.5 XPOR Threshold Voltage Setting [V<sub>PORH</sub>, V<sub>PORL</sub>]

Set the detection voltage by applying voltage to the VDET pin via an external resistor calculated according to this formula.

$$V_{PORH} = \frac{R3 + R4}{R4} \times V_{THHPR}$$

$$V_{PORL} = \frac{R3 + R4}{R4} \times V_{THLPR}$$

$$V_{THHPR} = 0.600 \text{ V}$$

$$V_{THLPR} = 0.583 \text{ V}$$


Example for setting detection voltage to 3.7 V

$$R3 = 510 \text{ k}\Omega$$

$$R4 = 100 \text{ k}\Omega$$


$$V_{PORH} = \frac{510 \text{ k}\Omega + 100 \text{ k}\Omega}{100 \text{ k}\Omega} \times 0.600 = 3.66 \approx 3.7 \text{ [V]}$$

$$V_{PORL} = \frac{510 \text{ k}\Omega + 100 \text{ k}\Omega}{100 \text{ k}\Omega} \times 0.583 = 3.56 \approx 3.6 \text{ [V]}$$



### 10.6 Transient Response

Normally,  $I_{OUT}$  is suddenly changed while  $V_{IN}$  and  $V_{OUT}$  are maintained constant, responsiveness including the response time and overshoot/undershoot voltage is checked. As this IC has built-in Error Amp with an optimized design, it shows good transient response characteristics. However, if ringing upon sudden change of the load is high due to the operating conditions, add capacitor C6 (e.g. 0.1  $\mu$ F). (Since this capacitor C6 changes the start time, check the start waveform as well.) This action is not required for DAC input.




### 10.7 Board Layout, Design Example

The board layout needs to be designed to ensure the stable operation of this IC. Follow the procedure below for designing the layout.

- Arrange the input capacitor ( $C_{in}$ ) as close as possible to both the VDD and GND pins. Make a through hole (TH) near the pins of this capacitor if the board has planes for power and GND.
- Large AC currents flow between this IC and the input capacitor ( $C_{in}$ ), output capacitor ( $C_o$ ), and external inductor (L). Group these components as close as possible to this IC to reduce the overall loop area occupied by this group. Also try to mount these components on the same surface and arrange wiring without through hole wiring. Use thick, short, and straight routes to wire the net (The layout by planes is recommended.)
- Arrange a bypass capacitor for AVDD as close as possible to both the AVDD and AGND pins. Make a through hole (TH) near the pins of this capacitor if the board has planes for power and GND.
- The feedback wiring to the OUT should be wired from the voltage output pin closest to the output capacitor ( $C_o$ ). The OUT pin is extremely sensitive and should thus be kept wired away from the LX1 and pin LX2 pin of this IC as far as possible.
- If applying voltage to the VREFIN1/VREFIN2 pins through dividing resistors, arrange the resistors so that the wiring can be kept as short as possible. Also arrange them so that the GND pin of VREFIN1/VREFIN2 resistor is close to the IC's AGND pin. Further, provide a GND exclusively for the control line so that the resistor can be connected via a path that does not carry current. If installing a bypass capacitor for the VREFIN, put it close to the VREFIN pin.
- If applying voltage to the VDET pin through dividing resistors, arrange the resistors so that the wiring can be kept as short as possible. Also arrange so that the GND pin of the VDET resistor is close to the IC's AGND pin. Further, provide a GND exclusively for the control line so that the resistor can be connected via a path that does not carry current.
- Try to make a GND plane on the surface to which this IC will be mounted. For efficient heat dissipation when using the QFN-24 package, Cypress recommends providing a thermal via in the footprint of the thermal pad.

#### ■ Example of Arranging IC SW System Parts



#### ■ Notes for Circuit Design

The switching operation of this IC works by monitoring and controlling the peak current which, incidentally, serves as a form of short-circuit protection. However, do not leave the output short-circuited for long periods of time. If the output is short-circuited where  $V_{IN} < 2.9\text{ V}$ , the current limit value (peak current to the inductor) tends to rise. Leaving in the short-circuit state, the temperature of this IC will continue rising and activate the thermal protection.


Once the thermal protection stops the output, the temperature of the IC will go down and operation will be restarted, after which the output will repeat the starting and stopping.


Although this effect will not destroy the IC, the thermal exposure to the IC over prolonged hours may affect the peripherals surrounding it.

### 11. Example Of Standard Operation Characteristics


(Shown below is an example of characteristics for connection according to “Test Circuit For Measuring Typical Operating Characteristics”.)


■ Characteristics CH1

















■ Switching Waveforms




■ Startup Waveform



■ Output Waveforms at Sudden Load Changes (0 mA ↔ 800 mA)




■ Output Waveforms at Sudden Load Changes (100 mA ↔ 800 mA)



## 12. Application Circuit Examples


### ■ Application Circuit Example 1

- An external voltage is input to the reference voltage external input (VREFIN1, VREFIN2), and the  $V_{OUT}$  voltage is set to 3.01 times the  $V_{OUT}$  setting gain.



**Application Circuit Example 2**

- The voltage of VREF pin is input to the reference voltage external input (VREFIN1, VREFIN2) by dividing resistors. The  $V_{OUT1}$  voltage is set to 2.5 V and  $V_{OUT2}$  voltage is set to 1.8 V.





**■ Application Circuit Example Components List**

Component	Item	Part Number	Specification	Package	Vendor
L1	Inductor	VLF4012AT-2R2M	2.2 $\mu$ H, RDC = 76 m $\Omega$	SMD	TDK
		MIPW3226D2R2M	2.2 $\mu$ H, RDC = 100 m $\Omega$	SMD	FDK
L2	Inductor	VLF4012AT-2R2M	2.2 $\mu$ H, RDC = 76 m $\Omega$	SMD	TDK
		MIPW3226D2R2M	2.2 $\mu$ H, RDC = 100 m $\Omega$	SMD	FDK
C1	Ceramic capacitor	C2012JB1A475K	4.7 $\mu$ F (10 V)	2012	TDK
C2	Ceramic capacitor	C2012JB1A475K	4.7 $\mu$ F (10 V)	2012	TDK
C3	Ceramic capacitor	C2012JB1A475K	4.7 $\mu$ F (10 V)	2012	TDK
C4	Ceramic capacitor	C2012JB1A475K	4.7 $\mu$ F (10 V)	2012	TDK
C5	Ceramic capacitor	C1608JB1E104K	0.1 $\mu$ F (50 V)	2012	TDK
R1	Resistor	RK73G1JTDD D 20 k $\Omega$	20 k $\Omega$	1608	KOA
		RK73G1JTDD D 150 k $\Omega$	150 k $\Omega$	1608	KOA
R2	Resistor	RK73G1JTDD D 300 k $\Omega$	300 k $\Omega$	1608	KOA
R5	Resistor	RK73G1JTDD D 22 k $\Omega$	22 k $\Omega$	1608	KOA
		RK73G1JTDD D 330 k $\Omega$	330 k $\Omega$	1608	KOA
R6	Resistor	RK73G1JTDD D 300 k $\Omega$	300 k $\Omega$	1608	KOA
R7	Resistor	RK73G1JTDD D 1 M $\Omega$	1 M $\Omega$ $\pm$ 0.5%	1608	KOA
R8	Resistor	RK73G1JTDD D 1 M $\Omega$	1 M $\Omega$ $\pm$ 0.5%	1608	KOA

TDK : TDK Corporation

FDK : FDK Corporation

KOA : KOA Corporation

### 13. Usage Precautions

#### 1. Do not Configure the IC Over the Maximum Ratings

If the IC is used over the maximum ratings, the LSI may be permanently damaged. It is preferable for the device to normally operate within the recommended usage conditions. Usage outside of these conditions adversely affect the reliability of the LSI.

#### 2. Use the Devices Within Recommended Operating Conditions

The recommended operating conditions are the conditions under which the LSI is guaranteed to operate. The electrical ratings are guaranteed when the device is used within the recommended operating conditions and under the conditions stated for each item.

#### 3. Printed Circuit Board Ground Lines Should be Set up With Consideration for Common Impedance

#### 4. Take Appropriate Static Electricity Measures

- Containers for semiconductor materials should have anti-static protection or be made of conductive material.
- After mounting, printed circuit boards should be stored and shipped in conductive bags or containers.
- Work platforms, tools, and instruments should be properly grounded.
- Working personnel should be grounded with resistance of 250 kΩ to 1 MΩ between body and ground.

#### 5. Do not Apply Negative Voltages

The use of negative voltages below  $-0.3$  V may create parasitic transistors on LSI lines, which can cause abnormal operation.

### 14. Ordering Information

Part Number	Package	Remarks
MB39C015WQN	24-pin plastic QFN (WNN024)	Exposed PAD


### 15. RoHS Compliance Information

The LSI products of Cypress with "E1" are compliant with RoHS Directive, and has observed the standard of lead, cadmium, mercury, hexavalent chromium, polybrominated biphenyls (PBB), and polybrominated diphenyl ethers (PBDE).

A product whose part number has trailing characters "E1" is RoHS compliant.

16. Package Dimension

Package Code: WNN024



SYMBOL	DIMENSIONS		
	MIN.	NOM.	MAX.
A	—	—	0.80
A1	0.00	—	0.05
D	4.00 BSC		
E	4.00 BSC		
b	0.20	0.25	0.30
D2	2.60 BSC		
E2	2.60 BSC		
e	0.50 BSC		
c	0.35 REF		
L	0.35	0.40	0.45

NOTE

- ALL DIMENSIONS ARE IN MILLIMETERS.
- DIMENSIONING AND TOLERANCING CONFORMS TO ASME Y14.5-1994.
- N IS THE TOTAL NUMBER OF TERMINALS.
- $\Delta$  DIMENSION "b" APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30mm FROM TERMINAL TIP. IF THE TERMINAL HAS THE OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL. THE DIMENSION "b" SHOULD NOT BE MEASURED IN THAT RADIUS AREA.
- $\Delta$  ND REFER TO THE NUMBER OF TERMINALS ON D OR E SIDE.
- MAX. PACKAGE WARPAGE IS 0.05mm.
- MAXIMUM ALLOWABLE BURRS IS 0.076mm IN ALL DIRECTIONS.
- $\Delta$  PIN #1 ID ON TOP WILL BE LOCATED WITHIN INDICATED ZONE.
- $\Delta$  BILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
- JEDEC SPECIFICATION NO. REF : N/A

002-15158 Rev. \*\*

**Document History**

Document Title: MB39C015 2 ch DC/DC Converter IC with PFM/PWM Synchronous Rectification				
Document Number: 002-08364				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	–	TAOA	07/16/2008	Initial release
*A	5148534	TAOA	03/01/2016	Migrated Spansion Datasheet from DS04-27254-3E to Cypress format
*B	5633427	HIXT	02/17/2019	Updated <a href="#">Pin Assignment</a> : Change the package name from LCC-24P-M10 to WNN024 Updated <a href="#">Ordering Information</a> : Change the package name from LCC-24P-M10 to WNN024 Deleted "Marking Format (Lead Free Version)" Deleted "Labeling Sample (Lead Free Version)" Deleted "Evaluation Board Specification" Deleted "EV Board Ordering Information" Updated <a href="#">Package Dimension</a> : Updated to Cypress format
*C	5763669	MASG	06/06/2017	Adapted Cypress new logo.
*D	6405849	YOST	12/10/2018	Obsoleted.

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

#### Products

ARM® Cortex® Microcontrollers	<a href="http://cypress.com/arm">cypress.com/arm</a>
Automotive	<a href="http://cypress.com/automotive">cypress.com/automotive</a>
Clocks & Buffers	<a href="http://cypress.com/clocks">cypress.com/clocks</a>
Interface	<a href="http://cypress.com/interface">cypress.com/interface</a>
Internet of Things	<a href="http://cypress.com/iot">cypress.com/iot</a>
Memory	<a href="http://cypress.com/memory">cypress.com/memory</a>
Microcontrollers	<a href="http://cypress.com/mcu">cypress.com/mcu</a>
PSoC	<a href="http://cypress.com/psoc">cypress.com/psoc</a>
Power Management ICs	<a href="http://cypress.com/pmic">cypress.com/pmic</a>
Touch Sensing	<a href="http://cypress.com/touch">cypress.com/touch</a>
USB Controllers	<a href="http://cypress.com/usb">cypress.com/usb</a>
Wireless/RF	<a href="http://cypress.com/wireless">cypress.com/wireless</a>

#### PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6](#)

#### Cypress Developer Community

[Forums](#) | [WICED IOT Forums](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

#### Technical Support

[cypress.com/support](http://cypress.com/support)

© Cypress Semiconductor Corporation, 2008-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit [cypress.com](http://cypress.com). Other names and brands may be claimed as property of their respective owners.