

# Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

# **Continuity of document content**

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

# **Continuity of ordering part numbers**

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

www.infineon.com




# enCoRe™ V Full Speed USB Controller

#### **Features**

- Powerful Harvard-architecture processor
  - □ M8C processor speeds running up to 24 MHz
  - □ Low power at high processing speeds
  - □ Interrupt controller
  - 3.0 V to 5.5 V operating voltage without USB
  - Operating voltage with USB enabled:
    - 3.15 V to 3.45 V when supply voltage is around 3.3 V
    - 4.35 V to 5.25 V when supply voltage is around 5.0 V
  - ☐ Commercial temperature range: 0 °C to +70 °C
  - □ Industrial temperature range: -40 °C to +85 °C
- Flexible on-chip memory
  - □ Up to 32 KB flash program storage:
  - 50,000 erase and write cycles
  - · Flexible protection modes
  - □ Up to 2048 bytes SRAM data storage
  - □ In-system serial programming (ISSP)
- Complete development tools
  - □ Free development tool PSoC Designer™
  - □ Full-featured, in-circuit emulator and programmer
  - □ Full-speed emulation
  - □ Complex breakpoint structure
  - □ 128-KB trace memory
- Precision, programmable clocking
  - □ Crystal-less oscillator with support for an external crystal or resonator
  - □ Internal ±5.0% 6, 12, or 24 MHz main oscillator (IMO):
    - 0.25% accuracy with oscillator lock to USB data, no external components required
    - Internal low-speed oscillator (ILO) at 32 kHz for watchdog and sleep. The frequency range is 19 to 50 kHz with a 32-kHz typical value

- Programmable pin configurations
  - □ Up to 36 general purpose I/O (GPIO) depending on package.
  - □ 25 mA sink current on all GPIO
    - 60mA total sink current on Even port pins and 60 mA total sink current on Odd port pins
    - · 120 mA total sink current on all GPIOs
  - □ Pull-up, High Z, open drain, CMOS drive modes on all GPIO
  - □ CMOS drive mode A -5 mA source current on ports 0 and 1 and 1 mA on ports 2, 3, and 4
    - 20 mA total source current on all GPIOs
  - □ Low dropout voltage regulator for Port 1 pins:
  - Programmable to output 3.0, 2.5, or 1.8 V
  - □ Selectable, regulated digital I/O on Port 1
  - Configurable input threshold for Port 1
  - □ Hot-swappable Capability on Port 1
- Full-Speed USB (12 Mbps)
  - □ Eight unidirectional endpoints
  - ☐ One bidirectional control endpoint
  - □ USB 2.0-compliant: TID# 40000893
  - □ Dedicated 512 bytes buffer
  - $\ensuremath{\square}$  No external crystal required
- Additional system resources
  - □ Configurable communication speeds
  - □ I<sup>2</sup>C slave:
    - Selectable to 50 kHz, 100 kHz, or 400 kHz
    - · Implementation requires no clock stretching
    - Implementation during sleep modes with less than 100 μA
    - · Hardware address detection
  - □ SPI master and SPI slave:
    - Configurable between 46.9 kHz and 12 MHz
  - ☐ Three 16-bit timers
  - 10-bit ADC used to monitor battery voltage or other signals with external components
  - Watchdog and sleep timers
- □ Integrated supervisory circuit

# enCoRe V Block Diagram



Errata: For information on silicon errata, see "Errata" on page 36. Details include trigger conditions, devices affected, and proposed workaround.

**Cypress Semiconductor Corporation**Document Number: 001-12394 Rev. \*V



## **Contents**

Functional Overview	3
The enCoRe V Core	3
Full-Speed USB	3
10-bit ADC	
SPI	4
I2C Slave	5
Additional System Resources	6
Getting Started	6
Application Notes	6
Development Kits	6
Training	6
CYPros Consultants	6
Solutions Library	6
Technical Support	6
Development Tools	7
PSoC Designer Software Subsystems	7
Designing with PSoC Designer	8
Select User Modules	8
Configure User Modules	8
Organize and Connect	8
Generate, Verify, and Debug	8
Pin Information	
16-pin part pinout	9
Pin Definitions	9
32-pin part pinout	10
Pin Definitions	10
48-pin Part Pinout	11
Pin Definitions	11
Register Reference	13

Register Conventions	13
Register Mapping Tables	13
Electrical Specifications	16
Absolute Maximum Ratings	17
Operating Temperature	17
DC Electrical Characteristics	
AC Electrical Characteristics	22
Package Diagrams	29
Packaging Dimensions	
Package Handling	
Thermal Impedances	
Capacitance on Crystal Pins	
Solder Reflow Peak Temperature	
Ordering Information	
Ordering Code Definitions	34
Acronyms	
Document Conventions	
Units of Measure	35
Numeric Naming	35
Errata	36
CY7C643xx Errata Summary	36
Document History Page	38
Sales, Solutions, and Legal Information	41
Worldwide Sales and Design Support	41
Products	
PSoC <sup>®</sup> Solutions	
Cypress Developer Community	41
Technical Support	/11



#### Functional Overview

The enCoRe V family of devices are designed to replace multiple traditional full-speed USB microcontroller system components with one, low cost single-chip programmable component. Communication peripherals (I<sup>2</sup>C/SPI), a fast CPU, Flash program memory, SRAM data memory, and configurable I/O are included in a range of convenient pinouts.

The architecture for this device family, as illustrated in the enCoRe V Block Diagram on page 1, consists of two main areas: the CPU core and the system resources. Depending on the enCoRe V package, up to 36 GPIO are also included.

This product is an enhanced version of Cypress's successful full speed-USB peripheral controllers. Enhancements include faster CPU at lower voltage operation, lower current consumption, twice the RAM and Flash, hot-swappable I/Os, I<sup>2</sup>C hardware address recognition, new very low current sleep mode, and new package options.

#### The enCoRe V Core

The enCoRe V Core is a powerful engine that supports a rich instruction set. It encompasses SRAM for data storage, an interrupt controller, sleep and watchdog timers, and IMO and ILO. The CPU core, called the M8C, is a powerful processor with speeds up to 24 MHz. The M8C is a four-MIPS, 8-bit Harvard architecture microprocessor.

During USB operation, the CPU speed can be set to any setting. Be aware that USB throughput decreases with a decrease in CPU speed. For maximum throughput, the CPU clock should be made equal to the system clock. The system clock must be 24 MHz for USB operation.


System resources provide additional capability, such as a configurable  $I^2C$  slave and SPI master-slave communication interface and various system resets supported by the M8C.

#### **Full-Speed USB**

The enCoRe V USB system resource adheres to the USB 2.0 Specification for full speed devices operating at 12 Mb/second with one upstream port and one USB address. enCoRe V USB consists of these components:

- Serial interface engine (SIE) block.
- PSoC memory arbiter (PMA) block.
- 512 bytes of dedicated SRAM.
- A full-speed USB Transceiver with internal regulator and two dedicated USB pins.

Figure 1. USB Transceiver Regulator



At the enCoRe V system level, the full-speed USB system resource interfaces to the rest of the enCoRe V by way of the M8C's register access instructions and to the outside world by way of the two USB pins. The SIE supports nine endpoints including a bidirectional control endpoint (endpoint 0) and eight unidirectional data endpoints (endpoints 1 to 8). The unidirectional data endpoints are individually configurable as either IN or OUT.

Low value series resistors  $R_{EXT}$  (22  $\Omega$ ) must be added externally to the D+ and D- lines to meet the driving impedance requirement for full-speed USB.

The USB Serial Interface Engine (SIE) allows the enCoRe V device to communicate with the USB host at full speed data rates (12 Mb/s). The SIE simplifies the interface to USB traffic by automatically handling the following USB processing tasks without firmware intervention:

- Translates the encoded received data and formats the data to be transmitted on the bus.
- Generates and checks cyclical redundancy checks (CRCs). Incoming packets failing checksum verification are ignored.
- Checks addresses. Ignores all transactions not addressed to the device.
- Sends appropriate ACK/NAK/Stall handshakes.
- Identifies token type (SETUP, IN, OUT) and sets the appropriate token bit once a valid token in received.
- Identifies Start-of-Frame (SOF) and saves the frame count.
- Sends data to or retrieves data from the USB SRAM, by way of the PSoC Memory Arbiter (PMA).




Firmware is required to handle various parts of the USB interface. The SIE issues interrupts after key USB events to direct firmware to appropriate tasks:

- Fill and empty the USB data buffers in USB SRAM.
- Enable PMA channels appropriately.
- Coordinate enumeration by decoding USB device requests.
- Suspend and resume coordination.
- Verify and select data toggle values.

#### 10-bit ADC

The ADC on enCoRe V device is an independent block with a state machine interface to control accesses to the block. The ADC is housed together with the temperature sensor core and can be connected to this or the Analog mux bus. As a default operation, the ADC is connected to the temperature sensor diodes to give digital values of the temperature.

Figure 2. ADC System Performance Block Diagram



Interface to the M8 C ( Processor ) Core

The ADC User Module contains an integrator block and one comparator with positive and negative input set by the MUXes. The input to the integrator stage comes from the analog global


input mux or the temperature sensor with an input voltage range of 0 V to  $V_{\mbox{\scriptsize REFADC}}.$ 

In the ADC only configuration (the ADC MUX selects the Analog mux bus, not the default temperature sensor connection), an external voltage can be connected to the input of the modulator for voltage conversion. The ADC is run for a number of cycles set by the timer, depending upon the desired resolution of the ADC. A counter counts the number of trips by the comparator, which is proportional to the input voltage. The Temp Sensor block clock speed is 36 MHz and is divided down to 1 to 12 MHz for ADC operation.

#### SPI

The serial peripheral interconnect (SPI) 3-wire protocol uses both edges of the clock to enable synchronous communication without the need for stringent setup and hold requirements.


Figure 3. Basic SPI Configuration



A device can be a master or slave. A master outputs clock and data to the slave device and inputs slave data. A slave device inputs clock and data from the master device and outputs data for input to the master. Together, the master and slave are essentially a circular Shift register, where the master generates the clocking and initiates data transfers.

A basic data transfer occurs when the master sends eight bits of data, along with eight clocks. In any transfer, both master and slave transmit and receive simultaneously. If the master only sends data, the received data from the slave is ignored. If the master wishes to receive data from the slave, the master must send dummy bytes to generate the clocking for the slave to send data back.

Figure 4. SPI Block Diagram





SPI configuration register (SPI\_CFG) sets master/slave functionality, clock speed, and interrupt select. SPI control register (SPI\_CR) provides four control bits and four status bits for device interfacing and synchronization.

The SPIM hardware has no support for driving the Slave Select (SS\_) signal. The behavior and use of this signal is dependent on the application and enCoRe V device and, if required, must be implemented in firmware.

There is an additional data input in the SPIS, Slave Select (SS\_), which is an active low signal. SS\_ must be asserted to enable the SPIS to receive and transmit. SS\_ has two high level functions:

- To allow for the selection of a given slave in a multi-slave environment.
- To provide additional clocking for TX data queuing in SPI modes 0 and 1.

#### I<sup>2</sup>C Slave

The  $I^2C$  slave enhanced communications block is a serial-to-parallel processor, designed to interface the enCoRe V device to a two-wire  $I^2C$  serial communications bus. To eliminate the need for excessive CPU intervention and overhead, the block provides  $I^2C$ -specific support for status detection and generation of framing bits. By default, the  $I^2C$  slave enhanced module is firmware compatible with the previous generation of  $I^2C$  slave functionality. However, this module provides new features that are configurable to implement significant flexibility for both internal and external interfacing. The basic  $I^2C$  features include:

- Slave, transmitter, and receiver operation.
- Byte processing for low CPU overhead.

- Interrupt or polling CPU interface.
- Support for clock rates of up to 400 kHz.
- 7- or 10-bit addressing (through firmware support).
- SMBus operation (through firmware support).


Enhanced features of the I<sup>2</sup>C Slave Enhanced Module include:

- Support for 7-bit hardware address compare.
- Flexible data buffering schemes.
- A "no bus stalling" operating mode.
- A low power bus monitoring mode.

The I<sup>2</sup>C block controls the data (SDA) and the clock (SCL) to the external I<sup>2</sup>C interface through direct connections to two dedicated GPIO pins. When I<sup>2</sup>C is enabled, these GPIO pins are not available for general purpose use. The enCoRe V CPU firmware interacts with the block through I/O register reads and writes, and firmware synchronization is implemented through polling and/or interrupts.

In the default operating mode, which is firmware compatible with previous versions of  $\rm I^2C$  slave modules, the  $\rm I^2C$  bus is stalled upon every received address or byte, and the CPU is required to read the data or supply data as required before the  $\rm I^2C$  bus continues. However, this  $\rm I^2C$  Slave Enhanced module provides new data buffering capability as an enhanced feature. In the EZI^2C buffering mode, the  $\rm I^2C$  slave interface appears as a 32-byte RAM buffer to the external  $\rm I^2C$  master. Using a simple predefined protocol, the master controls the read and write pointers into the RAM. When this method is enabled, the slave never stalls the bus. In this protocol, the data available in the RAM (this is managed by the CPU) is valid.

Figure 5. I<sup>2</sup>C Block Diagram



Page 6 of 41



## **Additional System Resources**

System resources, some of which have been previously listed, provide additional capability useful to complete systems. Additional resources include low voltage detection and power on reset. The following statements describe the merits of each system resource.

- Low voltage detection (LVD) interrupts can signal the application of falling voltage levels, while the advanced POR (power on reset) circuit eliminates the need for a system supervisor.
- The 5 V maximum input, 1.8, 2.5, or 3 V selectable output, LDO regulator provides regulation for I/Os. A register controlled bypass mode enables the user to disable the LDO.
- Standard Cypress PSoC IDE tools are available for debugging the enCoRe V family of parts.

## **Getting Started**

The quickest path to understanding the enCoRe V silicon is by reading this data sheet and using the PSoC Designer Integrated Development Environment (IDE). This datasheet is an overview of the PSoC integrated circuit and presents specific pin, register, and electrical specifications. For in-depth information, along with detailed programming information, see the enCoRe<sup>TM</sup> V CY7C643xx, enCoRe<sup>TM</sup> V LV CY7C604xx Technical Reference Manual (TRM) for this PSoC device.

For up-to-date ordering, packaging, and electrical specification information, see the latest PSoC device data sheets on the web at http://www.cypress.com.

#### **Application Notes**

Application notes are an excellent introduction to the wide variety of possible PSoC designs and are available at http://www.cypress.com.

#### **Development Kits**

PSoC development kits are available online from Cypress at <a href="http://www.cypress.com">http://www.cypress.com</a> and through a growing number of regional and global distributors, including Arrow, Avnet, Digi-Key, Farnell, Future Electronics, and Newark.

#### **Training**

Free PSoC technical training (on demand, webinars, and workshops) is available online at <a href="http://www.cypress.com">http://www.cypress.com</a>. The training covers a wide variety of topics and skill levels to assist you in your designs.

#### **CYPros Consultants**

Certified PSoC Consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC Consultant, go to http://www.cypress.com and look for CYPros Consultants.

#### **Solutions Library**

Visit our growing library of solution-focused designs at <a href="http://www.cypress.com">http://www.cypress.com</a>. Here you can find various application designs that include firmware and hardware design files that enable you to complete your designs quickly.

#### **Technical Support**

For assistance with technical issues, search KnowledgeBase articles and forums at <a href="http://www.cypress.com">http://www.cypress.com</a>. If you cannot find an answer to your question, call technical support at 1-800-541-4736.



## **Development Tools**

PSoC Designer™ is the revolutionary Integrated Design Environment (IDE) that you can use to customize PSoC to meet your specific application requirements. PSoC Designer software accelerates system design and time to market. Develop your applications using a library of precharacterized analog and digital peripherals (called user modules) in a drag-and-drop design environment. Then, customize your design by leveraging the dynamically generated application programming interface (API) libraries of code. Finally, debug and test your designs with the integrated debug environment, including in-circuit emulation and standard software debug features. PSoC Designer includes:

- Application editor graphical user interface (GUI) for device and user module configuration and dynamic reconfiguration
- Extensive user module catalog
- Integrated source-code editor (C and assembly)
- Free C compiler with no size restrictions or time limits
- Built-in debugger
- In-circuit emulation
- Built-in support for communication interfaces:
  - ☐ Hardware and software I<sup>2</sup>C slaves and masters
  - □ Full-speed USB 2.0
  - □ Up to four full-duplex universal asynchronous receiver/transmitters (UARTs), SPI master and slave, and wireless

PSoC Designer supports the entire library of PSoC 1 devices and runs on Windows XP, Windows Vista, and Windows 7.

#### **PSoC Designer Software Subsystems**

### Design Entry

In the chip-level view, choose a base device to work with. Then select different onboard analog and digital components that use the PSoC blocks, which are called user modules. Examples of user modules are analog-to-digital converters (ADCs), digital-to-analog converters (DACs), amplifiers, and filters. Configure the user modules for your chosen application and connect them to each other and to the proper pins. Then generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration makes it possible to change configurations at run time. In essence, this allows you to use more than 100 percent of PSoC's resources for a given application.

#### Code Generation Tools

The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. You can develop your design in C, assembly, or a combination of the two.

**Assemblers**. The assemblers allow you to merge assembly code seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

**C Language Compilers**. C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices. The optimizing C compilers provide all of the features of C, tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

#### Debugger

PSoC Designer has a debug environment that provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow you to read and program and read and write data memory, and read and write I/O registers. You can read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows you to create a trace buffer of registers and memory locations of interest.

#### Online Help System

The online help system displays online, context-sensitive help. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer.

#### In-Circuit Emulator

A low-cost, high-functionality In-Circuit Emulator (ICE) is available for development support. This hardware can program single devices.

The emulator consists of a base unit that connects to the PC using a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full-speed (24-MHz) operation.



## **Designing with PSoC Designer**

The development process for the PSoC device differs from that of a traditional fixed-function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and lowering inventory costs. These configurable resources, called PSoC blocks, have the ability to implement a wide variety of user-selectable functions. The PSoC development process is:

- 1. Select user modules.
- Configure user modules.
- 3. Organize and connect.
- 4. Generate, verify, and debug.

#### Select User Modules

PSoC Designer provides a library of prebuilt, pretested hardware peripheral components called user modules. User modules make selecting and implementing peripheral devices, both analog and digital, simple.

#### **Configure User Modules**

Each user module that you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a Pulse width modulator (PWM) user module configures one or more digital PSoC blocks, one for each eight bits of resolution. Using these parameters, you can establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus. All of the user modules are documented in datasheets that may be viewed directly in PSoC Designer or on the Cypress website. These user module

data sheets explain the internal operation of the user module and provide performance specifications. Each datasheet describes the use of each user module parameter, and other information that you may need to successfully implement your design.

#### **Organize and Connect**

Build signal chains at the chip level by interconnecting user modules to each other and the I/O pins. Perform the selection, configuration, and routing so that you have complete control over all on-chip resources.

## Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, perform the "Generate Configuration Files" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system. The generated code provides APIs with high-level functions to control and respond to hardware events at run time, and interrupt service routines that you can adapt as needed.

A complete code development environment allows you to develop and customize your applications in C, assembly language, or both.

The last step in the development process takes place inside PSoC Designer's Debugger (accessed by clicking the Connect icon). PSoC Designer downloads the HEX image to the ICE where it runs at full speed. PSoC Designer debugging capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint, and watch-variable features, the debug interface provides a large trace buffer. It allows you to define complex breakpoint events that include monitoring address and data bus values, memory locations, and external signals.




#### Pin Information

The enCoRe V USB device is available in a variety of packages which are listed and illustrated in the subsequent tables.

## 16-pin part pinout

Figure 6. CY7C64315/CY7C64316 16-pin enCoRe V USB Device



#### **Pin Definitions**

16-pin part pinout (QFN)

Pin No.	Type	Name	Description
1	I/O	P2[3]	Digital I/O, crystal input (Xin)
2	I/OHR	P1[7]	Digital I/O, SPI SS, I <sup>2</sup> C SCL
3	I/OHR	P1[5]	Digital I/O, SPI MISO, I <sup>2</sup> C SDA
4	I/OHR	P1[1] <sup>[1, 2]</sup>	Digital I/O, ISSP CLK, I <sup>2</sup> C SCL, SPI MOSI
5	Power	$V_{SS}$	Ground connection
6	USB line	D+	USB PHY
7	USB line	D-	USB PHY
8	Power	$V_{DD}$	Supply
9	I/OHR	P1[0] <sup>[1, 2]</sup>	Digital I/O, ISSP DATA, I <sup>2</sup> C SDA, SPI CLK
10	I/OHR	P1[4]	Digital I/O, optional external clock input (EXTCLK)
11	Input	XRES	Active high external reset with internal pull-down
12	I/OH	P0[4]	Digital I/O
13	I/OH	P0[7]	Digital I/O
14	I/OH	P0[3]	Digital I/O
15	I/OH	P0[1]	Digital I/O
16	I/O	P2[5]	Digital I/O, crystal output (Xout)

**LEGEND** I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output


#### Notes

- During power up or reset event, device P1[0] and P1[1] may disturb the I<sup>2</sup>C bus. Use alternate pins if issues are encountered.
   These are the in-system serial programming (ISSP) pins that are not High Z at power on reset (POR).



#### 32-pin part pinout

Figure 7. CY7C64343/CY7C64345/CY7C64346 32-pin enCoRe V USB Device



#### **Pin Definitions**

32-pin part pinout (QFN)

Pin No.	Type	Name	Description
1	I/OH	P0[1]	Digital I/O
2	I/O	P2[5]	Digital I/O, crystal output (Xout)
3	I/O	P2[3]	Digital I/O, crystal Input (Xin)
4	I/O	P2[1]	Digital I/O
5	I/OHR	P1[7]	Digital I/O, I <sup>2</sup> C SCL, SPI SS
6	I/OHR	P1[5]	Digital I/O, I <sup>2</sup> C SDA, SPI MISO
7	I/OHR	P1[3]	Digital I/O, SPI CLK
8	I/OHR	P1[1] <sup>[3, 4]</sup>	Digital I/O, ISSP CLK, I <sup>2</sup> C SCL, SPI MOSI
9	Power	$V_{SS}$	Ground
10	I/O	D+	USB PHY
11	I/O	D-	USB PHY
12	Power	$V_{DD}$	Supply voltage
13	I/OHR	P1[0] <sup>[3, 4]</sup>	Digital I/O, ISSP DATA, I <sup>2</sup> C SDA, SPI CLK
14	I/OHR	P1[2]	Digital I/O
15	I/OHR	P1[4]	Digital I/O, optional external clock input (EXTCLK)
16	I/OHR	P1[6]	Digital I/O
17	Reset	XRES	Active high external reset with internal pull down
18	I/O	P3[0]	Digital I/O
19	I/O	P3[2]	Digital I/O
20	I/O	P2[0]	Digital I/O
21	I/O	P2[2]	Digital I/O
22	I/O	P2[4]	Digital I/O
23	I/O	P2[6]	Digital I/O
24	I/OH	P0[0]	Digital I/O
25	I/OH	P0[2]	Digital I/O
26	I/OH	P0[4]	Digital I/O
27	I/OH	P0[6]	Digital I/O
28	Power	$V_{DD}$	Supply voltage
29	I/OH	P0[7]	Digital I/O
30	I/OH	P0[5]	Digital I/O
31	I/OH	P0[3]	Digital I/O
32	Power	$V_{SS}$	Ground
CP	Power	$V_{SS}$	Ensure the center pad is connected to ground

**LEGEND** I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output

- Notes


  3. During power up or reset event, device P1[0] and P1[1] may disturb the I<sup>2</sup>C bus. Use alternate pins if issues are encountered.

  4. These are the in-system serial programming (ISSP) pins that are not High Z at power on reset (POR).



## 48-pin Part Pinout

Figure 8. CY7C64355/CY7C64356 48-pin enCoRe V USB Device



#### **Pin Definitions**

48-pin Part Pinout (QFN)

Pin No.	Type	Pin Name	Description
1	NC	NC	No connection
2	I/O	P2[7]	Digital I/O
3	I/O	P2[5]	Digital I/O, crystal out (Xout)
4	I/O	P2[3]	Digital I/O, crystal in (Xin)
5	I/O	P2[1]	Digital I/O
6	I/O	P4[3]	Digital I/O
7	I/O	P4[1]	Digital I/O
8	I/O	P3[7]	Digital I/O
9	I/O	P3[5]	Digital I/O
10	I/O	P3[3]	Digital I/O
11	I/O	P3[1]	Digital I/O
12	I/OHR	P1[7]	Digital I/O, I <sup>2</sup> C SCL, SPI SS
13	I/OHR	P1[5]	Digital I/O, I <sup>2</sup> C SDA, SPI MISO
14	NC	NC	No connection
15	NC	NC	No connection
16	I/OHR	P1[3]	Digital I/O, SPI CLK
17	I/OHR	P1[1] <sup>[5, 6]</sup>	Digital I/O, ISSP CLK, I <sup>2</sup> C SCL, SPI MOSI
18	Power	$V_{SS}$	Supply ground
19	I/O	D+	USB
20	I/O	D-	USB
21	Power	$V_{DD}$	Supply voltage
22	I/OHR	P1[0] <sup>[5, 6]</sup>	Digital I/O, ISSP DATA, I <sup>2</sup> C SDA, SPI CLK
23	I/OHR	P1[2]	Digital I/O

#### Notes

- 5. During power up or reset event, device P1[0] and P1[1] may disturb the I<sup>2</sup>C bus. Use alternate pins if issues are encountered.
   6. These are the in-system serial programming (ISSP) pins that are not High Z at power on reset (POR).



## **Pin Definitions**

48-pin Part Pinout (QFN)

Pin No.	Туре	Pin Name	Description
24	I/OHR	P1[4]	Digital I/O, optional external clock input (EXTCLK)
25	I/OHR	P1[6]	Digital I/O
26	XRES	Ext Reset	Active high external reset with internal pull down
27	I/O	P3[0]	Digital I/O
28	I/O	P3[2]	Digital I/O
29	I/O	P3[4]	Digital I/O
30	I/O	P3[6]	Digital I/O
31	I/O	P4[0]	Digital I/O
32	I/O	P4[2]	Digital I/O
33	I/O	P2[0]	Digital I/O
34	I/O	P2[2]	Digital I/O
35	I/O	P2[4]	Digital I/O
36	I/O	P2[6]	Digital I/O
37	I/OH	P0[0]	Digital I/O
38	I/OH	P0[2]	Digital I/O
39	I/OH	P0[4]	Digital I/O
40	I/OH	P0[6]	Digital I/O
41	Power	$V_{DD}$	Supply voltage
42	NC	NC	No connection
43	NC	NC	No connection
44	I/OH	P0[7]	Digital I/O
45	I/OH	P0[5]	Digital I/O
46	I/OH	P0[3]	Digital I/O
47	Power	V <sub>SS</sub>	Supply ground
48	I/OH	P0[1]	Digital I/O
CP	Power	V <sub>SS</sub>	Ensure the center pad is connected to ground

**LEGEND** I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output



## Register Reference

The section discusses the registers of the enCoRe V device. It lists all the registers in mapping tables, in address order.

## **Register Conventions**

The register conventions specific to this section are listed in the following table.

**Table 1. Register Conventions** 

Convention	Description
R	Read register or bits
W	Write register or bits
L	Logical register or bits
С	Clearable register or bits
#	Access is bit specific

## **Register Mapping Tables**

The enCoRe V device has a total register address space of 512 bytes. The register space is also referred to as I/O space and is broken into two parts: Bank 0 (user space) and Bank 1 (configuration space). The XIO bit in the Flag register (CPU\_F) determines which bank the user is currently in. When the XIO bit is set, the user is said to be in the "extended" address space or the "configuration" registers.

Document Number: 001-12394 Rev. \*V Page 13 of 41



EPO_CR         36         #         76         PT2_CFG         B6         RW         F6         EPO_CNTO         37         #         77         PT2_DATA1         B7         RW         CPU_F         F7         RL           EPO_DR0         38         RW         78         PT2_DATA0         B8         RW         F8         EPO_DR1         B9         F9         F9         F9         F9         FP         FP </th <th>Table 2. R</th> <th>Register Map</th> <th>Bank 0</th> <th>Table: Use</th> <th>r Space</th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th>	Table 2. R	Register Map	Bank 0	Table: Use	r Space							
PRTOIDE		Addr (0, Hex)	Access	Name	Addr (0, Hex)	Access	Name	Addr (0, Hex)	Access	Name	Addr (0, Hex)	Access
PRILID   P		00										
PRTIOR 04 69V 679, CNTI 44 6 6 84	PRT0IE		RW									
PRTITIE 04 FW EP3_CNTO 44 F												
PRTILE												
PATE												
PRIZOR 08 RW EPS_CNI1 47 RW 87 CZ, CG C8 RW PRIZOR 09 RW EPS_CNI1 49 RW 89 CZ, CXGG C8 RW PRIZOR 09 RW EPS_CNI1 49 RW 89 CZ, CXGG CA RW 08 CR_ASSAT C9 RW 95	PRITIE		RW									
PRT2IR   08												
PRT2IE	DDT2DD		D\A/							IOC VOEC		DW
9A   EPC CNTO												
PRTOUR OC   RW   EPP CNT1   4B   RW   8B   IZC BP   CB   R   RW   RPP CNT1   4C   #   8C   IZC BP   CC   R   RW   RPP CNT1   4D   RW   8B   CPU CP   CC   R   RW   RPP CNT1   4D   RW   8B   CPU CP   CE   R   RW   RPP CNT1   4F   RW   8B   CPU CP   CE   R   RW   RPP CNT1   4F   RW   8B   CPU CP   CE   R   RW   RPP CNT1   4F   RW   8B   CPU CP   CE   R   RW   RPP CNT1   4F   RW   8B   CPU CP   CE   R   RW   RPP CNT1   4F   RW   8B   CPU CP   CE   R   RW   RPP CNT1   4F   RW   8B   CPU CP   CE   R   RW   RPP CNT1   4F   RW   8B   CPU CP   CE   R   RW   RPP CNT1   4F   RW   8B   CPU CP   CE   R   RW   RPP CNT1   4F   RW   8B   CPU CP   CE   R   RW   RPP CNT1   4F   RW   8B   CPU CP   CE   R   RW   RPP CNT1   4F   RW   8B   CPU CP   CE   R   RW   RPP CNT1   4F   RW   8B   CPU CP   CE   R   RW   RW   RPP CNT1   4F   RW   8B   CPU CP   CE   RW   RW   RW   RW   RW   RW   RW   R	PRIZIE		KVV	_								
PRT3DE   OC												
PRTSIE   OD	PRT3DR		RW									
DE												
PRTADR   10   RW	TITTOLE		1444									
PRTAIR   10												
PRTAILE	PRT4DR		RW									
12												
13												
14										IDX PP		RW
15										_		
16										_	D5	
17												
18												
14				PMA0_DR		RW		98			D8	RW
18		19		PMA1_DR	59	RW		99		_	D9	
1C		1A		PMA2_DR	5A	RW		9A		INT_CLR0	DA	RW
10		1B		PMA3_DR	5B	RW		9B		INT_CLR1	DB	RW
TE		1C		PMA4_DR	5C	RW		9C		INT_CLR2	DC	RW
1F		1D		PMA5_DR	5D	RW		9D			DD	
20		1E		PMA6_DR		RW		9E		INT_MSK2		RW
21				PMA7_DR		RW		9F				
22												
23												
24												
25										RES_WDT		W
26												
27												
SPI_TXR   29												
SPI_TXR         29         W         PMA13_DR         69         RW         A9         E9         E9           SPI_RXR         2A         R         PMA14_DR         6A         RW         AA         EA         EA           SPI_CR         2B         #         PMA15_DR         6B         RW         AB         EB         EB           SPI_CR         2B         #         PMA15_DR         6C         RW         AC         EC         EC           2C         TMP_DR0         6C         RW         AD         EE         EC         EC           2D         TMP_DR1         6D         RW         AE         EE         EE         EE           2E         TMP_DR2         6E         RW         AF         EE         EE         EE           USB_SOF0         31         R         70         PT0_CFG         B0         RW         F0         EE           USB_SOF1         32         R         72         PT0_DATA0         B2         RW         F2         USBIO_CR0         33         RW         F3         USBIO_CR0         34         #         F4         PT1_DATA0         B5         RW         F4												
SPI_RXR         2A         R         PMA14_DR         6A         RW         AA         AA         EA           SPI_CR         2B         #         PMA15_DR         6B         RW         AB         BB         BB           2C         TMP_DRO         6C         RW         AC         BC         BC           2D         TMP_DR1         6D         RW         AB         BB         BB           2E         TMP_DR2         6E         RW         AE         BE         BB           USB_SOF0         31         R         70         PT0_CFG         BO         RW         FO           USB_SOF1         32         R         72         PT0_DATA1         B1         RW         F2           USB_CR0         33         RW         73         PT1_CFG         B3         RW         F3           USBIO_CR0         34         #         74         PT1_DATA1         B4         RW         F4           USBIO_CR1         35         #         75         PT1_DATA0         B5         RW         F5           EPO_CR         36         #         76         PT2_CFG         B6         RW         F6     <	ODL TVD		14/									
SPI_CR         2B         #         PMA15_DR         6B         RW         AB         BEB           2C         TMP_DR0         6C         RW         AC         C         EC           2D         TMP_DR1         6D         RW         AD         ED         ED           2E         TMP_DR2         6E         RW         AE         EE         EE           2F         TMP_DR3         6F         RW         AF         EE         EE           USB_SOF0         31         R         71         PT0_DATA1         B1         RW         F1           USB_SOF1         32         R         72         PT0_DATA0         B2         RW         F2           USB_CR0         33         RW         73         PT1_CFG         B3         RW         F3           USBIO_CR0         34         #         74         PT1_DATA1         B4         RW         F4           USBIO_CR1         35         #         75         PT1_DATA0         B5         RW         F5           EPO_CR         36         #         76         PT2_CAG         B6         RW         F6           EPO_DN0         38												
TMP_DR0				_								
Description	SPI_CR		#									
ZE         TMP_DR2         6E         RW         AE         EE           2F         TMP_DR3         6F         RW         AF         EF           30         TMP_DR3         6F         RW         AF         EF           USB_SOF0         31         R         71         PT0_DATA1         B1         RW         F1           USB_SOF1         32         R         72         PT0_DATA0         B2         RW         F2           USB_CR0         33         RW         73         PT1_CFG         B3         RW         F3           USBIO_CR0         34         #         74         PT1_DATA1         B4         RW         F4           USBIO_CR1         35         #         75         PT1_DATA0         B5         RW         F5           EP0_CR         36         #         76         PT2_CFG         B6         RW         F6           EP0_CNT0         37         #         77         PT2_DATA1         B7         RW         CPU_F         F7         RL           EP0_DR0         38         RW         78         PT2_DATA0         B8         RW         F8           EP0_DR1 <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>												
ZF         TMP_DR3         6F         RW         AF         EF           30         70         PT0_CFG         B0         RW         F0           USB_SOF0         31         R         71         PT0_DATA1         B1         RW         F1           USB_SOF1         32         R         72         PT0_DATA0         B2         RW         F2           USB_CR0         33         RW         73         PT1_CFG         B3         RW         F3           USBIO_CR0         34         #         74         PT1_DATA1         B4         RW         F4           USBIO_CR1         35         #         75         PT1_DATA0         B5         RW         F5           EP0_CR         36         #         76         PT2_CFG         B6         RW         F6           EP0_DR0         38         RW         78         PT2_DATA1         B7         RW         CPU_F         F7         RL           EP0_DR1         39         RW         78         PT2_DATA0         B8         RW         F8           EP0_DR2         3A         RW         79         B9         B9         F9           EP0_				_								
STATE   STAT												
USB_SOF0         31         R         71         PT0_DATA1         B1         RW         F1           USB_SOF1         32         R         72         PT0_DATA0         B2         RW         F2           USB_CR0         33         RW         73         PT1_CFG         B3         RW         F3           USBIO_CR0         34         #         74         PT1_DATA1         B4         RW         F4           USBIO_CR1         35         #         75         PT1_DATA0         B5         RW         F5           EP0_CR         36         #         76         PT2_CFG         B6         RW         F6           EP0_CNT0         37         #         77         PT2_DATA1         B7         RW         CPU_F         F7         RL           EP0_DR0         38         RW         78         PT2_DATA0         B8         RW         F8           EP0_DR1         39         RW         79         B9         F9         F9           EP0_DR2         3A         RW         7A         BA         FA         FA           EP0_DR3         3B         RW         7B         BB         BB         FD<				51.0		1.44	PT0 CFG		RW			
USB_SOF1         32         R         72         PT0_DATA0         B2         RW         F2           USB_CR0         33         RW         73         PT1_CFG         B3         RW         F3           USBIO_CR0         34         #         74         PT1_DATA1         B4         RW         F4           USBIO_CR1         35         #         75         PT1_DATA0         B5         RW         F5           EP0_CR         36         #         76         PT2_CFG         B6         RW         F6           EP0_CNT0         37         #         77         PT2_DATA1         B7         RW         CPU_F         F7         RL           EP0_DR0         38         RW         78         PT2_DATA0         B8         RW         F8           EP0_DR1         39         RW         79         B9         F9         F9           EP0_DR2         3A         RW         7A         BA         FA         FA           EP0_DR3         3B         RW         7B         BB         BB         FB           EP0_DR5         3D         RW         7C         BC         BC         CPU_SCR1         FE </td <td>USB SOFO</td> <td></td> <td>R</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	USB SOFO		R									
USB_CR0         33         RW         73         PT1_CFG         B3         RW         F3           USBIO_CR0         34         #         74         PT1_DATA1         B4         RW         F4           USBIO_CR1         35         #         75         PT1_DATA0         B5         RW         F5           EP0_CR         36         #         76         PT2_CFG         B6         RW         F6           EP0_CNT0         37         #         77         PT2_DATA1         B7         RW         CPU_F         F7         RL           EP0_DR0         38         RW         78         PT2_DATA0         B8         RW         F8           EP0_DR1         39         RW         79         B9         F9         F9           EP0_DR2         3A         RW         7A         BA         FA         FA           EP0_DR3         3B         RW         7B         BB         BB         FB           EP0_DR4         3C         RW         7C         BC         BC         FC           EP0_DR5         3D         RW         7D         BB         CPU_SCR1         FE         #												
USBIO_CR0         34         #         74         PT1_DATA1         B4         RW         F4           USBIO_CR1         35         #         75         PT1_DATA0         B5         RW         F5           EP0_CR         36         #         76         PT2_CFG         B6         RW         F6           EP0_CNT0         37         #         77         PT2_DATA1         B7         RW         CPU_F         F7         RL           EP0_DR0         38         RW         78         PT2_DATA0         B8         RW         F8           EP0_DR1         39         RW         79         B9         F9         F8           EP0_DR2         3A         RW         7A         BA         FA         FA           EP0_DR3         3B         RW         7B         BB         BB         FB           EP0_DR4         3C         RW         7C         BC         BC         FC           EP0_DR5         3D         RW         7D         BB         CPU_SCR1         FE         #							_					
USBIO_CR1         35         #         75         PT1_DATA0         B5         RW         F5           EP0_CR         36         #         76         PT2_CFG         B6         RW         F6           EP0_CNT0         37         #         77         PT2_DATA1         B7         RW         CPU_F         F7         RL           EP0_DR0         38         RW         78         PT2_DATA0         B8         RW         F8         EP0_DR1         B9         F9         F8         F8         F9         F9         F9         F9         F9         F9         FA         FA         FA         FA         FA         FA         FA         FB         FB         FB         FB         FB         FB         FB         FC         FC         FC         FD         FE         #         FE         #         FE         #         FE         #         FE         #         FE         #         FD         FD <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>												
EPO_CR         36         #         76         PT2_CFG         B6         RW         F6         EPO_CNTO         37         #         77         PT2_DATA1         B7         RW         CPU_F         F7         RL           EPO_DR0         38         RW         78         PT2_DATA0         B8         RW         F8         EPO_DR1         B9         F9         F9         F9         F9         FP         FP </td <td>USBIO_CR1</td> <td></td>	USBIO_CR1											
EPO_CNTO         37         #         77         PT2_DATA1         B7         RW         CPU_F         F7         RL           EPO_DR0         38         RW         78         PT2_DATA0         B8         RW         F8         EPO_DR3         B9         F9         F9         F9         F9         FP												
EPO_DR0         38         RW         78         PT2_DATA0         B8         RW         F8           EPO_DR1         39         RW         79         B9         F9           EPO_DR2         3A         RW         7A         BA         FA           EPO_DR3         3B         RW         7B         BB         FB           EPO_DR4         3C         RW         7C         BC         FC           EPO_DR5         3D         RW         7D         BD         FD           EPO_DR6         3E         RW         7E         BE         CPU_SCR1         FE         #	EP0_CNT0									CPU_F		RL
EP0_DR2       3A       RW       7A       BA       FA         EP0_DR3       3B       RW       7B       BB       BB       FB         EP0_DR4       3C       RW       7C       BC       FC         EP0_DR5       3D       RW       7D       BD       FD         EP0_DR6       3E       RW       7E       BE       CPU_SCR1       FE       #	EP0_DR0		RW							_		_
EP0_DR3       3B       RW       7B       BB       FB         EP0_DR4       3C       RW       7C       BC       FC         EP0_DR5       3D       RW       7D       BD       FD         EP0_DR6       3E       RW       7E       BE       CPU_SCR1       FE       #	EP0_DR1		RW				_	B9				
EP0_DR3       3B       RW       7B       BB       FB         EP0_DR4       3C       RW       7C       BC       FC         EP0_DR5       3D       RW       7D       BD       FD         EP0_DR6       3E       RW       7E       BE       CPU_SCR1       FE       #	EP0_DR2											
EPO_DR5         3D         RW         7D         BD         FD           EP0_DR6         3E         RW         7E         BE         CPU_SCR1         FE         #	EP0_DR3		RW					BB				
EPO_DR6 3E RW 7E BE CPU_SCR1 FE #	EP0_DR4							BC			FC	
	EP0_DR5		RW					BD				
EP0_DR7         3F         RW         7F         BF         CPU_SCR0         FF         #												
	EP0_DR7	3F	RW		7F			BF		CPU_SCR0		#

Gray fields are reserved; do not access these fields. # Access is bit specific.



Table 3. Register Map Bank 1 Table: Configuration Space

			Table: Conf							T	
Name	Addr (1, Hex)	RW		Addr (1, Hex)		Name	Addr (1, Hex)	Access	Name	Addr (1, Hex)	Access
PRT0DM0	00		PMA4_RA	40	RW		80			C0	
PRT0DM1	01	RW	PMA5_RA	41	RW		81			C1	
	02		PMA6_RA	42	RW		82			C2	
DDT4DM0	03	DIA	PMA7_RA	43	RW		83			C3	
PRT1DM0	04	RW	PMA8_WA	44	RW		84			C4	
PRT1DM1	05	RW	PMA9_WA	45	RW		85			C5	
	06		PMA10_WA	46	RW		86			C6	
DDTODAG	07	DIA	PMA11_WA	47	RW		87			C7	
PRT2DM0	08	RW	PMA12_WA	48	RW		88			C8	
PRT2DM1	09	RW	PMA13_WA	49	RW		89			C9	
	0A		PMA14_WA	4A	RW		8A			CA	
DDTODAG	0B	DIA	PMA15_WA	4B	RW		8B			СВ	
PRT3DM0	0C	RW	PMA8_RA	4C	RW		8C			CC	
PRT3DM1	0D	RW	PMA9_RA	4D	RW		8D			CD	
	0E		PMA10_RA	4E	RW		8E			CE	
DDT10110	0F	514	PMA11_RA	4F	RW		8F			CF	
PRT4DM0	10	RW	PMA12_RA	50	RW		90			D0	
PRT4DM1	11	RW	PMA13_RA	51	RW		91		E00 E115115	D1	DIM
	12		PMA14_RA	52	RW		92		ECO_ENBUS	D2	RW
	13		PMA15_RA	53	RW		93		ECO_TRIM	D3	RW
	14		EP1_CR0	54	#		94			D4	
	15		EP2_CR0	55	#		95			D5	
	16		EP3_CR0	56	#		96			D6	
	17		EP4_CR0	57	#		97		MUN/ 000	D7	D) 4/
	18		EP5_CR0	58	#		98		MUX_CR0	D8	RW
	19		EP6_CRO	59	#		99		MUX_CR1	D9	RW
	1A		EP7_CR0	5A	#		9A		MUX_CR2	DA	RW
	1B		EP8_CR0	5B	#		9B		MUX_CR3	DB	RW
	1C			5C			9C		IO_CFG1	DC	RW
	1D			5D			9D		OUT_P1	DD	RW
	1E			5E			9E		IO_CFG2	DE	RW
	1F			5F			9F		MUX_CR4	DF	RW
	20			60			A0		OSC_CR0	E0	RW
	21			61			A1		ECO_CFG	E1	#
	22			62			A2		OSC_CR2	E2	RW
	23			63			A3		VLT_CR	E3	RW
	24			64			A4		VLT_CMP	E4	R
	25			65			A5			E5	
	26			66			A6			E6	
	27			67			A7		INAC TO	E7	10/
ODI 050	28	DIA		68			A8		IMO_TR	E8	W
SPI_CFG	29	RW		69			A9		ILO_TR	E9	W
	2A			6A			AA		OLD OFO	EA	DIA
	2B		TMD DD0	6B	DVA		AB		SLP_CFG	EB	RW
	2C		TMP_DR0 TMP_DR1	6C	RW		AC		SLP_CFG2	EC	RW
	2D		_	6D	RW		AD		SLP_CFG3	ED	FKVV
	2E 2F		TMP_DR2 TMP_DR3	6E	RW RW		AE AF			EE	
LICE CD4		#	TIVIP_DR3	6F	KVV					EF EO	
USB_CR1	30	#		70 71			B0			F0 F1	
	31 32			71			B1 B2			F1 F2	
	33			73			B2 B3			F2 F3	
PMA0 WA	33	RW		73			B3 B4			F3	
PMA1 WA	35	RW		75			B5			F5	
PMA2 WA	36	RW		76			B6			F6	
PMA3 WA	37	RW		77			B7		CPU F	F7	RL
PMA4 WA	38	RW		78			B8		O1 0_1	F8	IXL
PMA5 WA	39	RW		79			B9			F9	
PMA6 WA	39 3A	RW		79 7A			BA		IMO TR1	FA FA	RW
PMA7 WA	3B	RW		7A 7B			BB		IIVIO_IKI	FB	1700
PMA0 RA	3B 3C	RW		7B 7C			BC			FC	
PMA1 RA	3C 3D	RW		7C 7D		USB MISC CR	BD	RW		FD	
PMA1_RA PMA2_RA	3D 3E	RW		7D 7E		OOD_WIOC_CR	BE	IZVV		FE	
PMA3 RA	3F	RW		7E 7F			BF			FF	
				Λccoss is bit s			DF			FF	

Gray fields are reserved; do not access these fields. # Access is bit specific.



# **Electrical Specifications**

This section presents the DC and AC electrical specifications of the enCoRe V USB devices. For the most up-to-date electrical specifications, verify that you have the most recent data sheet available by visiting the company web site at http://www.cypress.com

Figure 9. Voltage versus CPU Frequency





Figure 10. IMO Frequency Trim Options





#### **Absolute Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

#### **Table 4. Absolute Maximum Ratings**

Symbol	Description	Conditions	Min	Тур	Max	Units
T <sub>STG</sub>	Storage temperature <sup>[10]</sup>	Higher storage temperatures reduces data retention time. Recommended Storage Temperature is +25 °C ± 25 °C. Extended duration storage temperatures above 85°C degrades reliability.	<b>-</b> 55	+25	+125	°C
$V_{DD}$	Supply voltage relative to V <sub>SS</sub>		-0.5	-	+6.0	V
V <sub>IO</sub>	DC input voltage		$V_{SS} - 0.5$	-	V <sub>DD</sub> + 0.5	V
V <sub>IOZ</sub>	DC voltage applied to tristate		$V_{SS} - 0.5$	_	$V_{DD} + 0.5$	V
I <sub>MIO</sub>	Maximum current into any port pin		-25	-	+50	mA
ESD	Electrostatic discharge voltage	Human body model ESD	2000	-	_	V
LU <sup>[8]</sup>	Latch up current	In accordance with JESD78 standard	_	_	200	mA

#### **Operating Temperature**

#### **Table 5. Operating Temperature**

Symbol	Description	Conditions	Min	Тур	Max	Units
T <sub>AI</sub>	Ambient industrial temperature		<del>-4</del> 0	_	+85	°C
T <sub>AC</sub>	Ambient commercial temperature		0	_	+70	°C
T <sub>JI</sub>	Operational industrial die temperature [11]	The temperature rise from ambient to junction is package specific. Refer the table Thermal Impedances per Package on page 32. The user must limit the power consumption to comply with this requirement.	-40	_	+100	°C
T <sub>JC</sub>	Operational commercial die temperature	The temperature rise from ambient to junction is package specific. Refer the table Thermal Impedances per Package on page 32. The user must limit the power consumption to comply with this requirement.	0	_	+85	°C

#### Notes

- 7. When V<sub>DD</sub> remains in the range from 1.71 V to 1.9 V for more than 50 µsec, the slew rate when moving from the 1.71 V to 1.9 V range to greater than 2 V must be slower than 1 V/500 µsec to avoid triggering POR. The only other restriction on slew rates for any other voltage range or transition is the SRPOWER\_UP parameter.
- 8. Errata: For Port 1 pins P1[1], P1[4], and P1[5] 300 Ohm external resistor is needed to meet this spec. Refer to "Errata" on page 36 for more details.
  9. If powering down in standby sleep mode, to properly detect and recover from a V<sub>DD</sub> brown out condition any of the following actions must be taken:
  - Bring the device out of sleep before powering down.
    - Assure that V<sub>DD</sub> falls below 100 mV before powering back up.
  - Set the No Buzz bit in the OSC\_CR0 register to keep the voltage monitoring circuit powered during sleep.
  - Increase the buzz rate to assure that the falling edge of V<sub>DD</sub> is captured. The rate is configured through the PSSDC bits in the SLP\_CFG register. For the referenced registers, refer to the enCoRe V Technical Reference Manual. In deep sleep mode, additional low power voltage monitoring circuitry allows V<sub>DD</sub> brown out conditions to be detected for edge rates slower than 1 V/ms.

Document Number: 001-12394 Rev. \*V Page 17 of 41



## **DC Electrical Characteristics**

DC Chip Level Specifications

Table 6 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 6. DC Chip Level Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
$V_{DD}$	Operating voltage [7, 9]	No USB activity.	3.0	_	5.5	V
I <sub>DD24,3</sub>	Supply current, CPU = 24 MHz	Conditions are $V_{DD}$ = 3.0 V, $T_A$ = 25 °C, CPU = 24 MHz, No USB/I <sup>2</sup> C/SPI.	-	2.9	4.0	mA
I <sub>DD12,3</sub>	Supply current, CPU = 12 MHz	Conditions are $V_{DD}$ = 3.0 V, $T_A$ = 25 °C, CPU = 12 MHz, No USB/I <sup>2</sup> C/SPI.	-	1.7	2.6	mA
I <sub>DD6,3</sub>	Supply current, CPU = 6 MHz	Conditions are $V_{DD}$ = 3.0 V, $T_A$ = 25 °C, CPU = 6 MHz, No USB/I $^2$ C/SPI.	-	1.2	1.8	mA
I <sub>SB1,3</sub>	Standby current with POR, LVD, and sleep timer	$V_{DD}$ = 3.0 V, $T_{A}$ = 25 °C, I/O regulator turned off.	_	1.1	1.5	μА
I <sub>SB0,3</sub>	Deep sleep current	$V_{DD}$ = 3.0 V, $T_{A}$ = 25 °C, I/O regulator turned off.	_	0.1	-	μА
$V_{DDUSB}$	Operating voltage	USB activity, USB regulator enabled	4.35	-	5.25	V
I <sub>DD24,5</sub>	Supply current, CPU = 24 MHz	Conditions are $V_{DD}$ = 5.0 V, $T_A$ = 25 °C, CPU = 24 MHz, IMO = 24 MHz USB Active, No I <sup>2</sup> C/SPI.	-	7.1	_	mA
I <sub>DD12,5</sub>	Supply current, CPU = 12 MHz	Conditions are $V_{DD}$ = 5.0 V, $T_A$ = 25 °C, CPU = 12 MHz, IMO = 24 MHz USB Active, No I <sup>2</sup> C/SPI.	-	6.2	-	mA
I <sub>DD6,5</sub>	Supply current, CPU = 6 MHz	Conditions are $V_{DD}$ = 5.0 V, $T_A$ = 25 °C, CPU = 6 MHz, IMO = 24 MHz USB Active, No I <sup>2</sup> C/SPI	-	5.8	-	mA
I <sub>SB1,5</sub>	Standby current with POR, LVD, and sleep timer	$V_{DD}$ = 5.0 V, $T_{A}$ = 25 °C, I/O regulator turned off.	_	1.1	_	μА
I <sub>SB0,5</sub>	Deep sleep current	$V_{DD}$ = 5.0 V, $T_{A}$ = 25 °C, I/O regulator turned off.		0.1	-	μА
V <sub>DDUSB</sub>	Operating voltage	USB activity, USB regulator bypassed	3.15	3.3	3.60	V

#### Notes

Higher storage temperatures reduce data retention time. Recommended storage temperature is +25 °C ± 25 °C. Extended duration storage temperatures above 85 °C degrade reliability.

<sup>11.</sup> The temperature rise from ambient to junction is package specific. See Package Handling on page 32. The user must limit the power consumption to comply with this requirement.



Table 7. DC Characteristics - USB Interface

Symbol	Description	Conditions	Min	Тур	Max	Units
Rusbi	USB D+ pull-up resistance	With idle bus	0.900	_	1.575	kΩ
Rusba	USB D+ pull-up resistance	While receiving traffic	1.425	_	3.090	kΩ
Vohusb	Static output high		2.8	_	3.6	V
Volusb	Static output low		_	_	0.3	V
Vdi	Differential input sensitivity		0.2	_	_	V
Vcm	Differential input common mode range		8.0	_	2.5	V
Vse	Single-ended receiver threshold		8.0	_	2.0	V
Cin	Transceiver capacitance			_	50	pF
lio	High Z state data Line Leakage	On D+ or D– line	-10	_	+10	μΑ
Rps2	PS/2 Pull Up Resistance		3	5	7	kΩ
Rext	External USB Series Resistor	In series with each USB pin	21.78	22.0	22.22	Ω

## ADC Electrical Specifications

**Table 8. ADC User Module Electrical Specifications** 

Symbol	Description	Conditions	Min	Тур	Max	Units
Input			•	I.		
V <sub>IN</sub>	Input voltage range		0	_	VREFADC	V
C <sub>IIN</sub>	Input capacitance		_	-	5	pF
R <sub>IN</sub>	Input resistance	Equivalent switched cap input resistance for 8-, 9-, or 10-bit resolution	1/(500fF* Data Clock)	1/(400fF* Data Clock)	1/(300fF* Data Clock)	Ω
Reference						
V <sub>REFADC</sub>	ADC reference voltage		1.14	_	1.26	V
Conversion Rate			•	•		
F <sub>CLK</sub>	Data clock	Source is chip's internal main oscillator. See AC Chip-Level Specifications for accuracy	2.25	_	6	MHz
S8	8-bit sample rate	Data Clock set to 6 MHz. Sample Rate = 0.001/ (2^Resolution/Data Clock)	_	23.4375	-	ksps
S10	10-bit sample rate	Data Clock set to 6 MHz. Sample Rate = 0.001/ (2^Resolution/Data Clock)	_	5.859	-	ksps
DC Accuracy				I.		
RES	Resolution	Can be set to 8-, 9-, or 10-bit	8	_	10	bits
DNL	Differential nonlinearity		-1	-	+2	LSB
INL	Integral nonlinearity		-2	-	+2	LSB
E <sub>Offset</sub>	Offset error	8-bit resolution	0	3.2	19.2	LSB
		10-bit resolution	0	12.8	76.8	LSB
E <sub>gain</sub>	Gain error	For any resolution	-5	-	+5	%FSR
Power			•			
I <sub>ADC</sub>	Operating current		_	2.1	2.6	mA
PSRR	Power supply rejection ratio	PSRR (V <sub>DD</sub> > 3.0 V)	_	24	_	dB
		PSRR (V <sub>DD</sub> < 3.0 V)	_	30	_	dB

Document Number: 001-12394 Rev. \*V



## DC General Purpose I/O Specifications

Table 9 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0 V to 5.5 V and package specific temperature range. Typical parameters apply to 5 V and 3.3 V at  $25 \,^{\circ}\text{C}$ . These are for design guidance only.

Table 9. 3.0 V and 5.5 V DC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
R <sub>PU</sub>	Pull-up resistor		4	5.6	8	kΩ
V <sub>OH1</sub>	High output voltage Port 2 or 3 pins	$I_{OH} \le 10 \mu A$ , maximum of 10 mA source current in all I/Os.	V <sub>DD</sub> – 0.2	_	1	V
V <sub>OH2</sub>	High output voltage Port 2 or 3 Pins	I <sub>OH</sub> = 1 mA, maximum of 20 mA source current in all I/Os.	V <sub>DD</sub> – 0.9	-	1	V
V <sub>OH3</sub>	High output voltage Port 0 or 1 pins with LDO regulator disabled	$I_{OH}$ < 10 µA, maximum of 10 mA source current in all I/Os.	V <sub>DD</sub> – 0.2	-	_	V
V <sub>OH4</sub>	High output voltage Port 0 or 1 pins with LDO regulator disabled	I <sub>OH</sub> = 5 mA, maximum of 20 mA source current in all I/Os.	V <sub>DD</sub> – 0.9	-	_	V
V <sub>OH5</sub>	High output voltage Port 1 pins with LDO regulator enabled for 3 V Out	I <sub>OH</sub> < 10 μA, V <sub>DD</sub> > 3.1 V, maximum of 4 I/Os all sourcing 5 mA	2.85	3.00	3.3	V
V <sub>OH6</sub>	High output voltage Port 1 pins with LDO regulator enabled for 3 V out	I <sub>OH</sub> = 5 mA, V <sub>DD</sub> > 3.1 V, maximum of 20 mA source current in all I/Os	2.20	-	_	V
V <sub>OH7</sub>	High output voltage Port 1 pins with LDO enabled for 2.5 V out	$I_{OH}$ < 10 $\mu$ A, $V_{DD}$ > 3.0 V, maximum of 20 mA source current in all I/Os	2.35	2.50	2.75	V
V <sub>OH8</sub>	High output voltage Port 1 pins with LDO enabled for 2.5 V out	I <sub>OH</sub> = 2 mA, V <sub>DD</sub> > 3.0 V, maximum of 20 mA source current in all I/Os	1.90	-	_	V
V <sub>OH9</sub>	High output voltage Port 1 pins with LDO enabled for 1.8 V out	$I_{OH}$ < 10 $\mu$ A, $V_{DD}$ > 3.0 V, maximum of 20 mA source current in all I/Os	1.60	1.80	2.1	V
V <sub>OH10</sub>	High output voltage Port 1 pins with LDO enabled for 1.8 V out	I <sub>OH</sub> = 1 mA, V <sub>DD</sub> > 3.0 V, maximum of 20 mA source current in all I/Os	1.20	_	-	V
V <sub>OL</sub>	Low output voltage	I <sub>OL</sub> = 25 mA, V <sub>DD</sub> > 3.3 V, maximum of 60 mA sink current on even port pins (for example, P0[2] and P1[4]) and 60 mA sink current on odd port pins (for example, P0[3] and P1[5]).	-	-	0.75	V
V <sub>IL</sub>	Input low voltage		-	_	0.8	V
V <sub>IH</sub>	Input high voltage		2.0		_	V
$V_{H}$	Input hysteresis voltage		_	80	_	mV
I <sub>IL</sub>	Input leakage (absolute value)		-	0.001	1	μA
C <sub>PIN</sub>	Pin capacitance	Package and pin dependent. Temp = 25 °C.	0.5	1.7	5	pF



## DC POR and LVD Specifications

Table 10 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 10. DC POR and LVD Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
V <sub>PPOR</sub>	V <sub>DD</sub> value for PPOR trip <sup>[12]</sup> PORLEV[1:0] = 10b		_	2.82	2.95	V
VLVD0 VLVD1 VLVD2 VLVD3 VLVD4 VLVD5 VLVD6 VLVD7	V <sub>DD</sub> value for LVD trip VM[2:0] = 000b VM[2:0] = 001b VM[2:0] = 010b VM[2:0] = 011b VM[2:0] = 100b VM[2:0] = 101b VM[2:0] = 110b VM[2:0] = 111b		- 2.85 2.95 3.06  - 4.62	- 2.92 3.02 3.13 - 4.73	- 2.99 3.09 3.20 - 4.83	>>>>>>>

#### DC Programming Specifications

Table 11 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

**Table 11. DC Programming Specifications** 

Symbol	Description	Conditions	Min	Тур	Max	Units
V <sub>DDIWRITE</sub>	Supply voltage for flash write operations		1.71	_	5.25	V
I <sub>DDP</sub>	Supply current during programming or verify		_	5	25	mA
V <sub>ILP</sub>	Input low voltage during programming or verify	See appropriate DC General Purpose I/O Specifications table	_	-	V <sub>IL</sub>	V
V <sub>IHP</sub>	Input high voltage during programming or verify		1.71	_	V <sub>DDIWRITE</sub> + 0.3	V
I <sub>ILP</sub>	Input current when applying Vilp to P1[0] or P1[1] during programming or verify <sup>[13]</sup>		_	-	0.2	mA
I <sub>IHP</sub>	Input current when applying Vihp to P1[0] or P1[1] during programming or verify <sup>[13]</sup>		-	-	1.5	mA
V <sub>OLP</sub>	Output low voltage during programming or verify		_	_	V <sub>SS</sub> + 0.75	V
V <sub>OHP</sub>	Output high voltage during programming or verify		V <sub>DDIWRITE</sub> – 0.9	_	V <sub>DDIWRITE</sub>	V
Flash <sub>ENPB</sub>	Flash write endurance <sup>[14]</sup>		50,000	_	_	Cycles
Flash <sub>DR</sub>	Flash data retention <sup>[15]</sup>		10	20	_	Years

#### Note

- 12. Always greater than 50 mV above  $V_{PPOR}$  (PORLEV = 10) for falling supply.
- 13. Driving internal pull down resistor.
- 14. Erase/write cycles per block.
- 15. Following maximum Flash write cycles at Tamb = 55  $^{\circ}$ C and Tj = 70  $^{\circ}$ C.

Document Number: 001-12394 Rev. \*V



## **AC Electrical Characteristics**

AC Chip Level Specifications

The following tables list guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 12. AC Chip Level Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F <sub>CPU</sub>	Processing frequency <sup>[16]</sup>		5.7	-	25.2	MHz
F <sub>32K1</sub>	Internal low-speed oscillator (ILO) frequency	Trimmed <sup>[17]</sup>	19	32	50	kHz
F <sub>32K_U</sub>	ILO untrimmed frequency)		13	32	82	kHz
F <sub>32K2</sub>	ILO frequency	Untrimmed	13	32	82	kHz
F <sub>IMO24</sub>	Internal main oscillator (IMO) stability for 24 MHz ± 5% <sup>(12)</sup>		22.8	24	25.2	MHz
F <sub>IMO12</sub>	IMO stability for 12 MHz <sup>[17]</sup>		11.4	12	12.6	MHz
F <sub>IMO6</sub>	IMO stability for 6 MHz <sup>[17]</sup>		5.7	6.0	6.3	MHz
DC <sub>IMO</sub>	Duty cycle of IMO		40	50	60	%
DC <sub>ILO</sub>	ILO duty cycle		40	50	60	%
SR <sub>POWER_UP</sub>	Power supply slew rate		_	-	250	V/ms
T <sub>XRST</sub>	External reset pulse width at power-up	After supply voltage is valid	1	_	-	ms
T <sub>XRST2</sub>	External reset pulse width after power-up <sup>[18]</sup>	Applies after part has booted	10	_	_	μs

Table 13. AC Characteristics - USB Data Timings

Symbol	Description	Conditions	Min	Тур	Max	Units
Tdrate	Full speed data rate	Average bit rate	11.97	12	12.03	MHz
Tdjr1	Receiver data jitter tolerance	To next transition	-18.5	_	18.5	ns
Tdjr2	Receiver data jitter tolerance	To pair transition	-9	_	9	ns
Tudj1	Driver differential jitter	To next transition	-3.5	_	3.5	ns
Tudj2	Driver differential jitter	To pair transition	-4.0	_	4.0	ns
Tfdeop	Source jitter for differential transition	To SE0 transition	-2	_	5	ns
Tfeopt	Source SE0 interval of EOP		160	_	175	ns
Tfeopr	Receiver SE0 interval of EOP		82	_	_	ns
Tfst	Width of SE0 interval during differential transition		-	-	14	ns

Table 14. AC Characteristics - USB Driver

Symbol	Description	Conditions	Min	Тур	Max	Units
Tr	Transition rise time	50 pF	4	_	20	ns
Tf	Transition fall time	50 pF	4	_	20	ns
TR <sup>[19]</sup>	Rise/fall time matching		90.00	_	111.1	%
Vcrs	Output signal crossover voltage		1.3	-	2.0	V

 <sup>16.</sup> V<sub>DD</sub> = 3.0 V and T<sub>J</sub> = 85 °C, CPU speed.
 17. Trimmed for 3.3 V operation using factory trim values.
 18. The minimum required XRES pulse length is longer when programming the device (see Table 17 on page 24).
 19. Errata: Rising to falling rate matching of the USB D+ and D- lines has a corner case issue when operating voltage is below 3.3 V. Refer to "Errata" on page 36 for more details.



## AC General Purpose I/O Specifications

Table 15 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 15. AC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F <sub>GPIO</sub>	GPIO operating frequency	Normal strong mode, Ports 0, 1	_	-	12	MHz
TRise23	Rise time, strong mode Ports 2, 3	V <sub>DD</sub> = 3.0 to 3.6 V, 10% - 90%	15	_	80	ns
TRise01	Rise time, strong mode Ports 0, 1	V <sub>DD</sub> = 3.0 to 3.6 V, 10% - 90%	10	_	50	ns
TFall	Fall time, strong mode All Ports	V <sub>DD</sub> = 3.0 to 3.6 V, 10% - 90%	10	_	50	ns

GPIO
Pin
Output
Voltage

TRise23

TFall

Figure 11. GPIO Timing Diagram

#### AC External Clock Specifications

Table 16 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

TRise01

Table 16. AC External Clock Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F <sub>OSCEXT</sub>	Frequency		0.750	-	25.2	MHz
_	High period		20.6	-	5300	ns
_	Low period		20.6	_	_	ns
_	Power-up IMO to switch		150	_	_	μs




## AC Programming Specifications

Table 17 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

**Table 17. AC Programming Specifications** 

Symbol	Description	Conditions	Min	Тур	Max	Units
T <sub>RSCLK</sub>	Rise time of SCLK		1	-	20	ns
T <sub>FSCLK</sub>	Fall time of SCLK		1	-	20	ns
T <sub>SSCLK</sub>	Data setup time to falling edge of SCLK		40	-	-	ns
T <sub>HSCLK</sub>	Data hold time from falling edge of SCLK		40	-	-	ns
F <sub>SCLK</sub>	Frequency of SCLK		0	-	8	MHz
T <sub>ERASEB</sub>	Flash erase time (Block)		-	-	18	ms
T <sub>WRITE</sub>	Flash block write time		-	-	25	ms
T <sub>DSCLK1</sub>	Data out delay from falling edge of SCLK,	V <sub>DD</sub> > 3.6 V	-	-	60	ns
T <sub>DSCLK2</sub>	Data out delay from falling edge of SCLK	3.0 V < V <sub>DD</sub> < 3.6 V	-	-	85	ns
T <sub>XRST3</sub>	External reset pulse width after power-up	Required to enter programming mode when coming out of sleep	263	_	_	μs






## AC I<sup>2</sup>C Specifications

Table 18 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 18. AC Characteristics of the I<sup>2</sup>C SDA and SCL Pins

Cumbal	Description	Standa	rd Mode	Fast	Mode	Units
Symbol	Description	Min	Max	Min	Max	Units
F <sub>SCLI2C</sub>	SCL clock frequency	0	100	0	400	kHz
T <sub>HDSTAI2C</sub>	Hold time (repeated) START condition. After this period, the first clock pulse is generated	4.0	-	0.6	_	μs
T <sub>LOWI2C</sub>	LOW period of the SCL clock	4.7	-	1.3	_	μs
T <sub>HIGHI2C</sub>	HIGH period of the SCL clock	4.0	-	0.6	_	μs
T <sub>SUSTAI2C</sub>	Setup time for a repeated START condition	4.7	-	0.6	_	μs
T <sub>HDDATI2C</sub>	Data hold time	0	-	0	_	μs
T <sub>SUDATI2C</sub>	Data setup time	250	-	100 <sup>[20]</sup>	_	ns
T <sub>SUSTOI2C</sub>	Setup time for STOP condition	4.0	_	0.6	_	μs
T <sub>BUFI2C</sub>	Bus free time between a STOP and START condition	4.7	-	1.3	_	μs
T <sub>SPI2C</sub>	Pulse width of spikes are suppressed by the input filter	_	_	0	50	ns

Figure 13. Definition of Timing for Fast/Standard Mode on the I<sup>2</sup>C Bus



Note

<sup>20.</sup> A Fast mode I<sup>2</sup>C bus device can be used in a standard mode I<sup>2</sup>C bus system, but the requirement t<sub>SUDAT</sub> ≥ 250 ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t<sub>rmax</sub> + t<sub>SUDAT</sub> = 1000 + 250 = 1250 ns (according to the standard mode I<sup>2</sup>C bus specification) before the SCL line is released.



Table 19. SPI Master AC Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F <sub>SCLK</sub>	SCLK clock frequency		_	_	6	MHz
DC	SCLK duty cycle		_	50	_	%
T <sub>SETUP</sub>	MISO to SCLK setup time		60	_	_	ns
T <sub>HOLD</sub>	SCLK to MISO hold time		40	_	_	ns
T <sub>OUT_VAL</sub>	SCLK to MOSI valid time		_	_	40	ns
T <sub>OUT_H</sub>	SCLK to MOSI hold time		40	_	_	ns

Figure 14. SPI Master Mode 0 and 2




Figure 15. SPI Master Mode 1 and 3






Table 20. SPI Slave AC Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F <sub>SCLK</sub>	SCLK clock frequency		0.0469	_	12	MHz
T <sub>LOW</sub>	SCLK low time		41.67	_	_	ns
T <sub>HIGH</sub>	SCLK high time		41.67	_	_	ns
T <sub>SETUP</sub>	MOSI to SCLK setup time		30	_	_	ns
T <sub>HOLD</sub>	SCLK to MOSI hold time		50	_	_	ns
T <sub>SS_MISO</sub>	SS low to MISO valid		_	_	153	ns
T <sub>SCLK_MISO</sub>	SCLK to MISO valid		_	_	125	ns
T <sub>SS_HIGH</sub>	SS high time		50	_	_	ns
T <sub>SS_CLK</sub>	Time from SS low to first SCLK		2/F <sub>SCLK</sub>	_	_	ns
T <sub>CLK_SS</sub>	Time from last SCLK to SS high		2/F <sub>SCLK</sub>	_	_	ns

Figure 16. SPI Slave Mode 0 and 2







Figure 17. SPI Slave Mode 1 and 3






## **Package Diagrams**

This section illustrates the packaging specifications for the enCoRe V USB device, along with the thermal impedances for each package.

**Important Note** Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the enCoRe V emulation tools and their dimensions, refer to the development kit.

#### **Packaging Dimensions**

Figure 18. 16-pin Chip On Lead (3 × 3 × 0.6 mm) LG16A/LD16A (Sawn) Package Outline, 001-09116



#### NOTES


1. REFERENCE JEDEC # MO-220

2. ALL DIMENSIONS ARE IN MILLIMETERS

001-09116 \*J



Figure 19. 32-pin QFN (5 × 5 × 0.55 mm) LQ32 3.5 × 3.5 E-Pad (Sawn) Package Outline, 001-42168



SYMBOL	DIMENSIONS				
STWIBOL	MIN.	NOM.	MAX.		
А	0.50	0.55	0.60		
A1	-	- 0.020 0.0			
A2	0.15 BSC				
D	4.90 5.00		5.10		
D2	3.40	3.50	3.60		
E	4.90 5.00 5.10				
E2	3.40	3.50	3.60		
L	0.30 0.40 0		0.50		
b	0.18 0.25 0.30				
е	0.50 TYP				

#### NOTES:


- 1. HATCH AREA IS SOLDERABLE EXPOSED PAD
- 2. BASED ON REF JEDEC # MO-248
- 3. PACKAGE WEIGHT: 0.0388g
- 4. DIMENSIONS ARE IN MILLIMETERS

001-42168 \*F



Figure 20. 48-pin QFN (7 × 7 × 1.00 mm) LT48A 5.1 × 5.1 E-Pad (Sawn) Package Outline, 001-13191

TOP VIEW SIDE VIEW BOTTOM VIEW



#### NOTES:

- 1. M HATCH AREA IS SOLDERABLE EXPOSED METAL.
- 2. REFERENCE JEDEC#: MO-220
- 3. PACKAGE WEIGHT: 13  $\pm$  1 mg
- 4. ALL DIMENSIONS ARE IN MILLIMETERS

001-13191 \*H



## **Package Handling**

Some IC packages require baking before they are soldered onto a PCB to remove moisture that may have been absorbed after leaving the factory. A label on the package has details about the actual bake temperature and the minimum bake time to remove this moisture. The maximum bake time is the aggregate time that the parts exposed to the bake temperature. Exceeding this exposure may degrade device reliability.

Table 21. Package Handling

Parameter	Description	Minimum	Typical	Maximum	Unit
TBAKETEMP	Bake temperature	-	125	See package label	°C
TBAKETIME	Bake time	See package label	_	72	hours

#### Thermal Impedances

#### Table 22. Thermal Impedances per Package

Package	Typical θ <sub>JA</sub> <sup>[21]</sup>
16-pin QFN	32.69 °C / W
32-pin QFN <sup>[22]</sup>	19.51 °C / W
48-pin QFN <sup>[22]</sup>	17.68 °C / W

#### **Capacitance on Crystal Pins**

#### Table 23. Typical Package Capacitance on Crystal Pins

Package	Package Capacitance
32-pin QFN	3.2 pF
48-pin QFN	3.3 pF

## **Solder Reflow Peak Temperature**

Following is the minimum solder reflow peak temperature to achieve good solderability.

#### Table 24. Solder Reflow Peak Temperature

Package	Minimum Peak Temperature [23]	Maximum Peak Temperature
16-pin QFN	240 °C	260 °C
32-pin QFN	240 °C	260 °C
48-pin QFN	240 °C	260 °C

21. T<sub>J</sub> = T<sub>A</sub> + Power x θ<sub>JA</sub>.
22. To achieve the thermal impedance specified for the package, solder the center thermal pad to the PCB ground plane.

23. Higher temperatures may be required based on the solder melting point. Typical temperatures for solder are 220 ± 5 °C with Sn-Pb or 245 ± 5 °C with Sn-Ag-Cu paste. Refer to the solder manufacturer specifications.



# **Ordering Information**

Table 25. Ordering Code - Commercial Parts

Ordering Code	Package Information	Flash (KB)	SRAM (KB)	No. of GPIOs	Target Applications
CY7C64315-16LKXC	16-pin QFN (3 × 3 mm)	16	1	11	Mid-tier Full-Speed USB dongle, Remote Control Host Module, Various
CY7C64315-16LKXCT	16-pin QFN (Tape and Reel), (3 × 3 mm)	16	1	11	Mid-tier Full-Speed USB dongle, Remote Control Host Module, Various
CY7C64316-16LKXC	16-pin QFN (3 × 3 mm)	32	2	11	Feature-rich Full-Speed USB dongle, Remote Control Host Module, Various
CY7C64316-16LKXCT	16-pin QFN (Tape and Reel), (3 × 3 mm)	32	2	11	Feature-rich Full-Speed USB dongle, Remote Control Host Module, Various
CY7C64343-32LQXC	32-pin QFN (5 × 5 mm)	8	1	25	Full-Speed USB mouse, Various
CY7C64343-32LQXCT	32-pin QFN (Tape and Reel), (5 × 5 mm)	8	1	25	Full-Speed USB mouse, Various
CY7C64345-32LQXC	32-pin QFN (5 × 5 mm)	16	1	25	Full-Speed USB mouse, Various
CY7C64345-32LQXCT	32-pin QFN (Tape and Reel), (5 × 5 mm)	16	1	25	Full-Speed USB mouse, Various
CY7C64346-32LQXCT	32-pin QFN (Tape and Reel), (5 × 5 mm)	32	1	25	Full-Speed USB keyboard, Various
CY7C64355-48LTXC	48-pin QFN (7 × 7 mm)	16	1	36	Full-Speed USB keyboard, Various
CY7C64355-48LTXCT	48-pin QFN (Tape and Reel), (7 × 7 mm)	16	1	36	Full-Speed USB keyboard, Various
CY7C64356-48LTXC	48-pin QFN (7 × 7 mm)	32	2	36	Feature-rich Full-Speed USB keyboard, Various
CY7C64356-48LTXCT	48-pin QFN (Tape and Reel), (7 × 7 mm)	32	2	36	Feature-rich Full-Speed USB keyboard, Various


Table 26. Ordering Code - Industrial Parts

	Ordering Code	Package Information	Flash (KB)	SRAM (KB)	No. of GPIOs	Target Applications
С	Y7C64315-16LKXI	16-pin QFN, Industrial (3 × 3 mm)	16	1	11	Mid-tier Full-Speed USB dongle, Remote Control Host Module, Various
С	Y7C64315-16LKXIT	16-pin QFN, Industrial (Tape and Reel), (3 × 3 mm)	16	1	11	Mid-tier Full-Speed USB dongle, Remote Control Host Module, Various

Document Number: 001-12394 Rev. \*V



## **Ordering Code Definitions**





## **Acronyms**

Acronym	Description	
API	Application Programming Interface	
CPU	Central Processing Unit	
GPIO	General Purpose I/O	
ICE	In-Circuit Emulator	
ILO	Internal Low speed Oscillator	
IMO	Internal Main Oscillator	
I/O	Input/Output	
LSb	Least Significant Bit	
LVD	Low Voltage Detect	
MSb	Most Significant Bit	
POR	Power On Reset	
PPOR	Precision Power On Reset	
PSoC	Programmable System-on-Chip	
SLIMO	Slow IMO	
SRAM	Static Random Access Memory	

## **Document Conventions**

#### **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
dB	decibel
fF	femtofarad
Hz	hertz
KB	1024 bytes
Kbit	1024 bits
kHz	kilohertz
kΩ	kilohm
MHz	megahertz
ΜΩ	megaohm
μΑ	microampere
μF	microfarad
μН	microhenry
μs	microsecond
μV	microvolt
μVrms	microvolts root-mean-square
μW	microwatt
mA	milliampere
ms	milli-second
mV	millivolt
nA	nanoampere
ns	nanosecond
nV	nanovolt
W	ohm
pА	picoampere
pF	picofarad
рр	peak-to-peak
ppm	parts per million
ps	picosecond
sps	samples per second
σ	sigma: one standard deviation
V	volt

## **Numeric Naming**

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, '01010100b' or '01000011b'). Numbers not indicated by an 'h', 'b', or '0x' are decimal.



## **Errata**

This section describes the errata for the enCoRe V, CY7C643xx. Details include errata trigger conditions, scope of impact, available workaround, and silicon revision applicability.

Contact your local Cypress Sales Representative if you have questions.

#### **Part Numbers Affected**

Part Number	Device Characteristics
CY7C643xx	All Variants

#### enCoRe V Qualification Status

Product Status: In Production

## enCoRe V Errata Summary

The following Errata item applies to the CY7C643xx data sheets.

Items	Part Number	Fix Status
[1.] Latch up susceptibility when maximum I/O sink current exceeded.	CY7C643xx	This issue will be corrected in the next new silicon revision.
[2.] Does not meet USB 2.0 specification for D+ and D- rise/fall matching when supply voltage is under 3.3 V.	CY7C643xx	This issue will be corrected in the next new silicon revision.


Latch up susceptibility when maximum I/O sink current exceeded.		
Problem Definition	P1[3], P1[6], and P1[7] pins are susceptible to latch up when the I/O sink current exceeds 25 mA per pin on these pins.	
Parameters Affected	LU – Latch up current. Per JESD78A, the maximum allowable latch up current per pin is 100 mA. Cypress internal specification is 200 mA latch up current limit.	
Trigger Condition(s)	Latch up occurs when both the following conditions are met:	
	■ The offending I/O is externally connected to a voltage higher than the I/O high state, causing a current to flow into the pin that exceeds 25 mA.	
	■ A Port1 I/O (P1[1], P1[4], and P1[5] respectively) adjacent to the offending I/O is connected to a voltage lower than the I/O low state. This causes a signal that drops below Vss (signal undershoot) and a current greater than 200 mA to flow out of the pin.	
Scope of Impact	The trigger conditions outlined in this item exceed the maximum ratings specified in the CY7C643xx data sheets.	
Workaround	Add a series resistor > 300 $\Omega$ to P1[3], P1[6], and P1[7] pins to restrict current to within latch up limits.	
Fix Status	This issue will be corrected in the next new silicon revision.	

Document Number: 001-12394 Rev. \*V Page 36 of 41



2. Does not meet USB 2.0 specification for D+ and D- rise/fall matching when supply voltage is under 3.3 V.		
Problem Definition	Rising to falling rate matching of the USB D+ and D- lines has a corner case at lower supply voltages, such as those under 3.3 V.	
Parameters Affected	Rising to falling rate matching of the USB data lines.	
Trigger Condition(s)	Operating the VCC supply voltage at the low end of the chip's specification (under 3.3 V) may cause a mismatch in the rising to falling rate.	
Scope of Impact	This condition does not affect USB communications but could cause corner case issues with USB lines' rise/fall matching specification. Signal integrity tests were run using the Cypress development kit and excellent eye was observed with supply voltage of 3.15 V.	
Workaround	Avoid the trigger condition by using lower tolerance voltage regulators.	
Fix Status	This issue will not be corrected in the next new silicon revision.	

Figure 21. Eye Diagram





# **Document History Page**

Oocument Title: CY7C6431x/CY7C6434x/CY7C6435x, enCoRe™ V Full Speed USB Controller Oocument Number: 001-12394				
Rev.	ECN No.	Submission Date	Description of Change	
**	626256	See ECN	New data sheet.	
*A	735718	See ECN	Filled in TBDs, added new block diagram, and corrected some values. Part numbers updated as per new specifications.	
*B	1120404	See ECN	Corrected the block diagram and Figure 3, which is the 16-pin enCoRe V device. Correct the description to pin 29 on Table 2, the Typ/Max values for I <sub>SB0</sub> on the DC chip-level specifications, the current value for the latch-up current in the Electrical Characteristics section, and corrected the 16 QFN package information in the Thermal Impedance tab Corrected some of the bulleted items on the first page.  Added DC Characteristics—USB Interface table.  Added AC Characteristics—USB Data Timings table.  Added AC Characteristics—USB Driver table.  Corrected Flash Write Endurance minimum value in the DC Programming Specification table.  Corrected the Flash Erase Time max value and the Flash Block Write Time max value the AC Programming Specifications table.  Implemented new latest template.  Include parameters: Vcrs, Rpu (USB, active), Rpu (USB suspend), Tfdeop, Tfeopr2, Tfst.  Added register map tables.  Corrected a value in the DC Chip-Level Specifications table.	
*C	1241024	See ECN	Corrected Idd values in Table 6 - DC Chip-Level Specifications.	
*D	1639963	See ECN	Post to www.cypress.com	
*E	2138889	See ECN	Updated Ordering Code table:  - Ordering code changed for 32-QFN package: From -32LKXC to -32LTXC  - Added a new package type – "LTXC" for 48-QFN  - Included Tape and Reel ordering code for 32-QFN and 48-QFN packages  Changed active current values at 24, 12 and 6MHz in table "DC Chip-Level Specificatio"  - IDD24: 2.15 to 3.1mA  - IDD12: 1.45 to 2.0mA  - IDD6: 1.1 to 1.5mA  Added information on using P1[0] and P1[1] as the I2C interface during POR or reset even	
*F	2583853	10/10/08	Converted from Preliminary to Final Added operating voltage ranges with USB ADC resolution changed from 10-bit to 8-bit Rephrased battery monitoring clause in page 1 to include "with external components" Included ADC specifications table Included Voh7, Voh8, Voh9, Voh10 specs Flash data retention – condition added to Note [11] Input leakage spec changed to 25 nA max Under AC Char, Frequency accuracy of ILO corrected GPIO rise time for ports 0,1 and ports 2,3 made common AC Programming specifications updated Included AC Programming cycle timing diagram AC SPI specification updated Spec change for 32-QFN package Input Leakage Current maximum value changed to 1 µA Updated V <sub>OHV</sub> parameter in Table 13 Updated thermal impedances for the packages Update Development Tools, add Designing with PSoC Designer. Edit, fix links and table format. Update TMs.	



# **Document History Page** (continued)

Document Title: CY7C6431x/CY7C6434x/CY7C6435x, enCoRe™ V Full Speed USB Controller Document Number: 001-12394				
Rev.	ECN No.	Submission Date	Description of Change	
*G	2653717	02/04/09	Updated Features, Functional Overview, Development Tools, and Designing with PSoC Designer sections with edits.  Removed 'GUI - graphical user interface' from Document Conventions acronym table.  Removed 'O - Only a read/write register or bits' in Table 4  Edited Table 8: removed 10-bit resolution information and corrected units column.  Added package handling section  Added 8K part 'CY7C64343-32LQXC' to Ordering Information.	
*H	2714694	06/04/2009	Updated Block Diagram. Added Full Speed USB, 10-bit ADC, SPI, and I2C Slave sections. ADC Resolution changed from 8-bit to 10-bit Updated Table 9 DC Chip Level Specs Updated Table10 DC Char - USB Interface Updated Table 12 DC POR and LDV Specs Changed operating temperature from Commercial to Industrial Changed Temperature Range to Industrial: –40 to 85°C Figure 9: Changed minimum CPU Frequency from 750 kHz to 5.7 MHz Table 14: Removed "Maximum" from the F <sub>CPU</sub> description Ordering Information: Replaced 'C' with 'I' in all part numbers to denote Industrial Temp Range	
*I	2764460	09/16/2009	Changed Table 12: ADC Specs Added F <sub>32K2</sub> (Untrimmed) spec to Table 16: AC Chip level Specs Changed T <sub>RAMP</sub> spec to SR <sub>POWER UP</sub> in Table 16: AC Chip Level Specs Added Table 27: Typical Package Capacitance on Crystal Pins	
*J	2811903	11/20/2009	Added USB-IF TID number in Features on page 1. Added Note 5 on page 18. Changed V <sub>IHP</sub> in Table 12 on page 22.	
*K	2874274	02/05/10	On page 4, changed the input voltage range from '0 V to 1.3 V' to '0 V to V <sub>REFADC</sub> '. Added note for Operating Voltage in Table 6. Updated Register Map. Added SPI slave and master mode diagrams; in Table 19, changed T <sub>OUT_HIGH</sub> parameter to T <sub>OUT_H</sub> and modified description; in Table 20, updated T <sub>SS_CLK</sub> and T <sub>CLK_SS</sub> min values to 2/F <sub>SCLK</sub> and changed description of T <sub>SS_MISO</sub> . Added Vdd <sub>USB</sub> parameter in Table 6. Updated package diagrams.	
*L	3028310	09/13/2010	Removed HPOR bit reference from DC POR and LVD Specifications Updated Development Tools and Designing with PSoC Designer. Added Ordering Code Definitions Moved Acronyms and Document Conventions to end of document.	
*M	3048308	10/06/2010	Updated Features section as furnished in the CDT 74890 Updated datasheet as per new template All footnotes updated sequentially	
*N	3557631	03/21/2012	Updated Getting Started. Updated Package Diagrams. Updated in new template.	
*0	3912957	03/06/2013	Updated Functional Overview (Updated The enCoRe V Core (Updated contents in the section), updated Full-Speed USB (Updated contents in the section)).  Updated Register Mapping Tables (Updated Table 3 (Replaced "EC0_ENBUS" with "ECO_ENBUS" and replaced "EC0_TRIM" with "ECO_TRIM")).  Updated Package Diagrams: spec 001-09116 - Changed revision from *F to *H. spec 001-42168 - Changed revision from *D to *E. spec 001-13191 - Changed revision from *F to *G.	



# **Document History Page** (continued)

Document Title: CY7C6431x/CY7C6434x/CY7C6435x, enCoRe™ V Full Speed USB Controller Document Number: 001-12394			
Rev.	ECN No.	Submission Date	Description of Change
*P	3979449	04/23/2013	Added Errata.
*Q	4074443	07/23/2013	Added Errata footnotes (Note 8, 19).  Updated Electrical Specifications: Updated Absolute Maximum Ratings: Added Note 8 and referred the same note in LU parameter. Updated AC Electrical Characteristics Updated AC Chip Level Specifications: Added Note 19 and referred the same note in TR parameter in Table 14.  Updated to new template.
*R	4197134	11/20/2013	Updated Package Diagrams: spec 001-09116 – Changed revision from *H to *I.  Completing Sunset Review.
*S	4578605	12/11/2014	Updated Pin Information: Updated 32-pin part pinout: Updated Figure 7 (No change in figure, included CY7C64346 in figure caption).  Updated Package Diagrams: spec 001-09116 – Changed revision from *I to *J.  Updated Ordering Information: Updated Table 25: Updated part numbers.
*T	5548557	12/12/2016	Updated Cypress Logo, Sales Page and Disclaimer. Updated Figure 20 (spec 001-13191 *G to *H) in Package Diagrams. Removed the following obsolete part numbers (Table 26) in Ordering Information: CY7C64343-32LQXI, CY7C64343-32LQXIT, CY7C64345-32LQXI, CY7C64345-32LQXIT CY7C64356-48LTXI, CY7C64356-48LTXIT.
*U	5715963	04/27/2017	Updated Cypress Logo and Copyright.
*V	6895853	06/10/2020	Updated Package Diagrams: spec 001-42168– Changed revision from *E to *F. Updated to template.



## Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/mcu

cypress.com/psoc

#### **Products**

Arm® Cortex® Microcontrollers

Automotive

Clocks & Buffers

Interface

Internet of Things

Cypress.com/memory

cypress.com/memory

cypress.com/memory

cypress.com/memory

cypress.com/memory

Microcontrollers

PSoC Power Management ICs

Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless Connectivity cypress.com/wireless

## PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

#### **Cypress Developer Community**

Community | Code Examples | Projects | Video | Blogs | Training | Components

## **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2006-2020. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware product, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATALOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Device are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Device whose failure to perform can be reasonably expected to cause, directly or indirectly, the failure of t

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.