




## 13 Gbps, FAST RISE TIME D-TYPE FLIP-FLOP w/ PROGRAMMABLE OUTPUT VOLTAGE

### Typical Applications

The HMC723LC3C is ideal for:

- RF ATE Applications
- Broadband Test & Measurement
- Serial Data Transmission up to 13 Gbps
- Digital Logic Systems up to 13 GHz

### **Functional Diagram**



#### **Features**

Supports High Data Rates: up to 13 Gbps Differential & Singe-Ended Operation Fast Rise and Fall Times: 19 / 17 ps Low Power Consumption: 260 mW typ.

Programmable Differential

Output Voltage Swing: 700 - 1300 mV

Propagation Delay: 105 ps

Single Supply: -3.3V

16 Lead Ceramic 3x3mm SMT Package: 9mm²

## **General Description**

The HMC723LC3C is a D-type Flip Flop designed to support data transmission rates of up to 13 Gbps, and clock frequencies as high as 13 GHz. During normal operation, data is transferred to the outputs on the positive edge of the clock. Reversing the clock inputs allows for negative-edge triggered applications. The HMC723LC3C also features an output level control pin, VR, which allows for loss compensation or for signal level optimization.

All input signals to the HMC723LC3C are terminated with 50 Ohms to ground on-chip, and maybe either AC or DC coupled. The differential outputs of the HMC723LC3C may be either AC or DC coupled. Outputs can be connected directly to a 50 Ohm to ground terminated system, while DC blocking capacitors may be used if the terminating system is 50 Ohms to a non-ground DC voltage. The HMC723LC3C operates from a single -3.3V DC supply and is available in a ceramic RoHS compliant 3x3 mm SMT package.

## Electrical Specifications, $T_A = +25$ °C, Vee = -3.3V

Parameter	Conditions	Min.	Тур.	Max	Units
Power Supply Voltage		-3.6	-3.3	-3.0	V
Power Supply Current			80		mA
Maximum Data Rate			13		Gbps
Maximum Clock Rate			13		GHz
Input High Voltage		-0.5		0.5	V
Input Low Voltage		-1.0		0.0	V
Input Return Loss	Frequency <13 GHz		10		dB
Output Amplitude	Single-Ended, peak-to-peak		550		mVp-p
	Differential, peak-to-peak		1100		mVp-p
Output High Voltage			-10		mV






## 13 Gbps, FAST RISE TIME D-TYPE FLIP-FLOP w/ PROGRAMMABLE OUTPUT VOLTAGE

### Electrical Specifications, (continued)


Parameter	Conditions	Min.	Тур.	Max	Units
Output Low Voltage			-570		mV
Output Rise / Fall Time	Differential, 20% - 80%		19 / 17		ps
Output Return Loss	Frequency <13 GHz		10		dB
Random Jitter Jr	rms			0.2	ps rms
Deterministic Jitter, Jd	peak-to-peak, 2 <sup>15</sup> -1 PRBS input <sup>[1]</sup>		2		ps, p-p
Propagation Delay Clock to Data, td			105		ps
Clock Phase Margin	13 GHz		320		deg
Set Up & Hold Time, t <sub>SH</sub>			6		ps

<sup>[1]</sup> Deterministic jitter calculated by simultaneously measuring the jitter of a 300 mV, 13 GHz, 215-1 PRBS input, and a single-ended output


#### DC Current vs. Supply Voltage [1] [2]




## Output Differential vs. Supply Voltage [1] [3]



#### Output Differential vs. VR [3]



## Output Differential vs. Frequency [1]



[1] VR = 0.0V

[2] Frequency = 13 GHz

[3] Frequency = 10 GHz




v03.0514




## 13 Gbps, FAST RISE TIME D-TYPE FLIP-FLOP w/ PROGRAMMABLE OUTPUT VOLTAGE


### Rise / Fall Time vs. Supply Voltage [2]




#### Rise / Fall Time vs. VR [2]



#### Input Return Loss vs. Frequency



#### Output Return Loss vs. Frequency



[1] VR = 0.0V

[2] Frequency = 13 GHz


[3] Frequency = 10 GHz





## 13 Gbps, FAST RISE TIME D-TYPE FLIP-FLOP w/ PROGRAMMABLE OUTPUT VOLTAGE

### Eye Diagram



#### [1] Test Conditions:


Pattern generated with an Agilent N4903A Serial BERT.

Eye Diagram presented on a Tektronix CSA 8000.

Device input = 13 Gbps PN code, Vin = 300mVp-p differential.

Both output channels shown.

## **Timing Diagram**



#### **Truth Table**

Input		Outputs
D	С	Q
L	L -> H	L
Н	L -> H	Н
Notes: D = DP - DN C = CP - CN Q = QP - QN	H - Positive voltage level L - Negative voltage level	






## 13 Gbps, FAST RISE TIME D-TYPE FLIP-FLOP w/ PROGRAMMABLE OUTPUT VOLTAGE


## **Absolute Maximum Ratings**

Power Supply Voltage (Vee)	-3.75V to +0.5V
Input Signals	-2V to +0.5V
Output Signals	-1.5V to +1V
Storage Temperature	-65°C to +150°C
Operating Temperature	-40°C to +85°C



### **Outline Drawing**





## 

#### NOTES:

- 1. PACKAGE BODY MATERIAL: ALUMINA
- 2. LEAD AND GROUND PADDLE PLATING:

30-80 MICROINCHES GOLD OVER 50 MICROINCHES MINIMUM NICKEL.

- 3. DIMENSIONS ARE IN INCHES [MILLIMETERS].
- 4. LEAD SPACING TOLERANCE IS NON-CUMULATIVE.
- 5. PACKAGE WARP SHALL NOT EXCEED 0.05mm DATUM -C-
- 6. ALL GROUND LEADS MUST BE SOLDERED TO PCB RF GROUND.
- 7. GROUND PADDLE MUST BE SOLDERED TO Vee.

## Package Information

Part Number	Package Body Material	Lead Finish	MSL Rating	Package Marking [2]
HMC723LC3C	Alumina, White	Gold over Nickel	MSL3 <sup>[1]</sup>	H723 XXXX

<sup>[1]</sup> Max peak reflow temperature of 260 °C

<sup>[2] 4-</sup>Digit lot number XXXX





## 13 Gbps, FAST RISE TIME D-TYPE FLIP-FLOP w/ PROGRAMMABLE OUTPUT VOLTAGE

## **Pin Descriptions**


Pin Number	Function	Description	Interface Schematic
1, 4, 5, 8, 9, 12	GND	Signal Grounds	GND
2, 3	DN, DP	Data Inputs	GND 50Ω DN, DP
6, 7	CP, CN	Clock Inputs	GND 500 CP,
10, 11	QN, QP	Data Outputs	GND 50 O QP, QP,
13, 16	GND	Supply Ground	GND
14	VR	Output level control. Output level may be adjusted by either applying a voltage to VR per "Output Differential vs. VR" plot, or by tying VR to GND with a resistor per the following equation: $V_o(R) = 1.2 / (2.1 + R)$ , R in k $\Omega$	VR 0
15, Package Base	Vee	Negative Supply	





## 13 Gbps, FAST RISE TIME D-TYPE FLIP-FLOP w/ PROGRAMMABLE OUTPUT VOLTAGE

#### **Evaluation PCB**



### List of Materials for Evaluation PCB 118777 [1]

Item	Description
J1 - J6	PCB Mount SMA RF Connectors
J7 - J9	DC Pin
C1, C2	100 pF Capacitor, 0402 Pkg.
C3, C4	4.7 μF Capacitor, Tantalum
R1	10 Ohm Resistor, 0603 Pkg.
U1	HMC723LC3C High Speed Logic, D-Type Flip-Flop
PCB [2]	118775 Evaluation Board

<sup>[1]</sup> Reference this number when ordering complete evaluation PCB

The circuit board used in the application should use RF circuit design techniques. Signal lines should have 50 Ohm impedance while the package ground leads should be connected directly to the ground plane similar to that shown. The exposed package base should be connected to Vee. A sufficient number of via holes should be used to connect the top and bottom ground planes. The evaluation circuit board shown is available from Hittite upon request.

<sup>[2]</sup> Circuit Board Material: Rogers 4350





# 13 Gbps, FAST RISE TIME D-TYPE FLIP-FLOP w/ PROGRAMMABLE OUTPUT VOLTAGE

## **Application Circuit**

