

0.25 dB LSB, 7-Bit, Silicon Digital Attenuator, 0.1 GHz to 6.0 GHz

Data Sheet HMC1119

FEATURES

Attenuation range: 0.25 dB LSB steps to 31.75 dB Low insertion loss:

1.1 dB at 1.0 GHz 1.3 dB at 2.0 GHz

Typical step error: less than ±0.1 dB

Excellent attenuation accuracy: less than $\pm 0.2~\text{dB}$ Low phase shift error: 6° phase shift at 1.0 GHz

Safe state transitions High linearity

1 dB compression (P1dB): 31 dBm typical Input third-order intercept (IP3): 54 dBm typical RF settling time (0.05 dB final RF output): 250 ns Single supply operation: 3.3 V to 5.0 V ESD rating: Class 2 (2 kV human body model (HBM)) 24-lead, 4 mm × 4 mm LFCSP package: 16 mm²

APPLICATIONS

Cellular infrastructure
Microwave radios and very small aperture terminals (VSATs)
Test equipment and sensors
IF and RF designs

GENERAL DESCRIPTION

The HMC1119 is a broadband, highly accurate, 7-bit digital attenuator, operating from 0.1 GHz to 6.0 GHz with 31.5 dB attenuation control range in 0.25 dB steps.

The HMC1119 is implemented in a silicon process, offering very fast settling time, low power consumption, and high ESD robustness. The device features safe state transitions and is optimized for excellent step accuracy and high linearity over frequency and temperature range. The RF input and output are internally matched to 50 Ω and do not require any external matching components. The design is bidirectional; therefore, the RF input and output are interchangeable.

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

The HMC1119 has an on-chip regulator that can support a wide supply operating range from 3.3 V to 5.0 V with no performance change in electrical characteristics. The HMC1119 incorporates a driver that supports serial (3-wire) and parallel controls of the attenuator.

The HMC1119 comes in a RoHS-compliant, compact, 4 mm \times 4 mm LFCSP package.

A fully populated evaluation board is available.

TABLE OF CONTENTS

Applications1
Functional Block Diagram1
General Description1
Revision History2
Specifications
Electrical Specifications
Timing Specifications4
Absolute Maximum Ratings5
ESD Caution5
Pin Configuration and Function Descriptions6
Interface Schematics
Typical Performance Characteristics
REVISION HISTORY
4/2018—Rev. B to Rev C
Changes to Figure 2312
Change to PCB Description, Table 713
Updated Outline Dimensions
9/2017—Rev. A to Rev. B
Changed CP-24-16 to HCP-24-3Throughout
Updated Outline Dimensions
Changes to Ordering Guide15

Insertion Loss, Return Loss, State Error, Step Error, and Relative Phase	8
Input Power Compression and Third-Order Intercept	10
Theory of Operation	11
Serial Control Interface	11
RF Input Output	11
Parallel Control Interface	12
Power-Up Sequence	12
Applications Information	13
Evaluation Printed Circuit Board	13
Packaging and Ordering Information	15
Outline Dimensions	15
Ordering Guide	15

8/2017—Rev. 0 to Rev. A Added Timing Specifications Section

4
4
7
1
1
2
2
5

9/2016—Revision 0: Initial Version

SPECIFICATIONS

ELECTRICAL SPECIFICATIONS

 $V_{\rm DD}$ = 3.3 V to 5.0 V, $T_{\rm A}$ = 25°C, 50 Ω system, unless otherwise noted.

Table 1.

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
FREQUENCY RANGE		0.1		6.0	GHz
INSERTION LOSS	0.1 GHz to 1.0 GHz		1.1	1.8	dB
	0.1 GHz to 2.0 GHz		1.3	2.0	dB
	0.1 GHz to 4.0 GHz		1.6	2.3	dB
	0.1 GHz to 6.0 GHz		2.0	2.8	dB
ATTENUATION	0.2 GHz to 6.0 GHz				
Range	Delta between minimum and		31.75		dB
	maximum attenuation states				
Accuracy	Referenced to insertion loss; all	-(0.05 + 4%		+(0.05 + 4% of	dB
	attenuation states	of attenuation		attenuation	
C	All at a second	setting)	. 0.1	setting)	In.
Step Error	All attenuation states		±0.1		dB
Overshoot	Between all attenuation states		≤0.1		dB
RETURN LOSS	All attenuation states				
ATTNIN, ATTNOUT	1.0 GHz		23		dBm
	2.0 GHz		22		dBm
	4.0 GHz		19		dBm
	6.0 GHz		17		dBm
RELATIVE PHASE	1.0 GHz		6		Degrees
	2.0 GHz		18		Degrees
	4.0 GHz		38		Degrees
	6.0 GHz		58		Degrees
SWITCHING CHARACTERISTICS					
t _{rise} , t _{fall}	10%/90% RF output		60		ns
ton, toff	50% CTL to 10%/90% RF output		150		ns
Settling Time	50% CTL to 0.05 dB final RF output		250		ns
	50% CTL to 0.10 dB final RF output			ns	
INPUT LINEARITY	All attenuation states, 0.2 GHz to 6 GHz				
0.1 dB Compression (P0.1dB)			30		dBm
1 dB Compression (P1dB)			31		dBm
Input Third-Order Intercept (IP3)	Two-tone input power = 16 dBm/tone, $\Delta f = 1 \text{ MHz}$		54		dBm
SUPPLY CURRENT (IDD)	$V_{DD} = 3.3 \text{ V}$		0.3		mA
	$V_{DD} = 5.0 \text{ V}$		0.6		mA
CONTROL VOLTAGE THRESHOLD	<1 µA typical				
Low	$V_{DD} = 3.3 \text{ V}$	0		0.5	V
	$V_{DD} = 5.0 \text{ V}$	0		0.8	V
High	$V_{DD} = 3.3 \text{ V}$	2.0		3.3	V
-	$V_{DD} = 5.0 \text{ V}$	3.5		5.0	V
RECOMMENDED OPERATING CONDITIONS					
Supply Voltage Range (V _{DD})		3.0		5.4	V
Digital Control Voltage Range	For P/S, CLK, SERNIN, LE, D0 to D6 pins	0		V_{DD}	V
RF Input Power	All attenuation states, $T_{CASE} = 85^{\circ}C$			24	dBm
Case Temperature (T _{CASE})		-40		+85	°C

TIMING SPECIFICATIONS

See Figure 23 and Figure 24 for the timing diagrams.

Table 2.

Parameter	Description	Min	Тур	Max	Unit	
t _{SCK}	Minimum serial period, see Figure 23	70	ns			
t _{CS}	Control setup time, see Figure 23	15	15			
t _{CH}	Control hold time, see Figure 23		ns			
t_{LN}	LE setup time, see Figure 23	15			ns	
t _{LEW}	Minimum LE pulse width, see Figure 24		10			
t _{LES}	Minimum LE pulse spacing, see Figure 23	630			ns	
t _{CKN}	Serial clock hold time from LE, see Figure 23	0			ns	
t _{PH}	Hold time, see Figure 24		10		ns	
t _{PS}	Setup time, see Figure 24		ns			

ABSOLUTE MAXIMUM RATINGS

Table 3.

14010 01	
Parameter	Rating
RF Input Power ($T_{CASE} = 85^{\circ}C$)	25 dBm
Digital Control Inputs (P/S, CLK, SERNIN, LE, D0 to D6)	$-0.3 \text{ V to V}_{DD} + 0.5 \text{ V}$
Supply Voltage (V _{DD})	−0.3 V to +5.5 V
Continuous Power Dissipation (PDISS)	0.31 W
Thermal Resistance (at Maximum Power Dissipation)	156°C/W
Temperature	
Channel Temperature	135℃
Storage	−65°C to +150°C
Maximum Reflow Temperature	260°C (MSL3 Rating)
ESD Sensitivity (HBM)	2 kV (Class 2)

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration

Table 4. Pin Function Descriptions

Pin No.	Mnemonic	Description
1, 19 to 24	D0, D6 to D1	Parallel Control Voltage Inputs. These pins attain the required attenuation (see Table 6). There is no internal pull-up or pull-down on these pins; therefore, these pins must always be kept at a valid logic level $(V_H \text{ or } V_L)$ and must not be left floating.
2	V_{DD}	Supply Voltage Pin.
3	P/S	Parallel/Serial Control Input. There is no internal pull-up or pull-down on this pin; therefore, this pin must always be kept at a valid logic level ($V_{\mathbb{H}}$ or $V_{\mathbb{L}}$) and must not be left floating. For parallel mode, set Pin 3 to low; for serial mode, set Pin 3 to high.
4, 6 to 13, 15	GND	Ground. The package bottom has an exposed metal pad that must connect to the printed circuit board (PCB) RF/dc ground. See Figure 4 for the GND interface schematic.
5	ATTNIN	Attenuator Input. This pin is dc-coupled and matched to 50 Ω . A blocking capacitor is required. Select the value of the capacitor based on the lowest frequency of operation. See Figure 5.
14	ATTNOUT	Attenuator Output. This pin is dc-coupled and matched to 50 Ω . A blocking capacitor is required. Select the value of the capacitor based on the lowest frequency of operation. See Figure 5.
16	LE	Serial/Parallel Interface Latch Enable Input. There is no internal pull-up or pull-down on this pin; therefore, this pin must always be kept at a valid logic level $(V_H \text{ or } V_L)$ and must not be left floating. See the Theory of Operation section for more information.
17	CLK	Serial Interface Clock Input. There is no internal pull-up or pull-down on this pin; therefore, this pin must always be kept at a valid logic level ($V_{\mathbb{H}}$ or $V_{\mathbb{L}}$) and must not be left floating. See the Theory of Operation section for more information.
18	SERNIN	Serial interface Data Input. There is no internal pull-up or pull-down on this pin; therefore, this pin must always be kept at a valid logic level ($V_{\mathbb{H}}$ or $V_{\mathbb{L}}$) and must not be left floating. See the Theory of Operation section for more information.
	EPAD	Exposed Pad. The exposed pad must be connected to RF/dc ground.

INTERFACE SCHEMATICS




Figure 3. D0 to D6 Interface



Figure 4. GND Interface




Figure 5. ATTIN and ATTOUT Interface




Figure 6. P/S, LE, CLK, and SERNIN Interface

TYPICAL PERFORMANCE CHARACTERISTICS

INSERTION LOSS, RETURN LOSS, STATE ERROR, STEP ERROR, AND RELATIVE PHASE




Figure 7. Insertion Loss vs. Frequency at Various Temperatures




Figure 8. Input Return Loss (Major States Only)




Figure 9. State Error vs. Attentuation State, 0.1 GHz to 0.5 GHz




Figure 10. Normalized Attenuation (Major States Only)




Figure 11. Output Return Loss (Major States Only)




Figure 12. State Error vs. Attentuation State, 1 GHz to 6 GHz




Figure 13. State Error vs. Frequency, Major States Only




Figure 14. Relative Phase vs. Frequency, Major States Only




Figure 15. Step Error vs. Frequency, Major States Only

INPUT POWER COMPRESSION AND THIRD-ORDER INTERCEPT




Figure 16. P1dB vs. Frequency at Various Temperatures, Minimum Attentuation State, 0.05 GHz to 1 GHz




Figure 17. P0.1dB vs. Frequency at Various Temperatures, Minimum Attentuation State, 0.05 GHz to 1 GHz




Figure 18. IP3 vs. Frequency at Various Temperatures, Minimum Attentuation State, 0.1 GHz to 1 GHz




Figure 19. P1dB vs. Frequency at Various Temperatures, Minimum Attentuation State, 0.05 GHz to 6 GHz




Figure 20. P0.1dB vs. Frequency at Various Temperatures, Minimum Attentuation State, 0.05 GHz to 6 GHz




Figure 21. IP3 vs. Frequency at Various Temperatures, Minimum Attentuation State, 0.1 GHz to 6 GHz

THEORY OF OPERATION

The HMC1119 incorporates a 7-bit fixed attenuator array that offers an attenuation range of 0.25 dB to 31.75 dB, with 0.25 dB steps. An integrated driver provides both serial and parallel mode control of the attenuator array (see Figure 22).

The HMC1119 can be in either serial or parallel mode control by setting the P/S pin to high or low, respectively (see Table 5). The 7-bit data, loaded in either serial or parallel mode, then latches with the control signal, LE, to determine the attenuator value.

Table 5. Mode Selection Table¹

P/S Pin State	Control Mode
Low	Parallel
High	Serial

 $^{^1}$ The P/S pin must always be kept at a valid logic level (V_{IH} or $V_{IL})$ and must not be left floating.

SERIAL CONTROL INTERFACE

The HMC1119 utilizes a 3-wire serial to parallel (SPI) configuration, as shown in the serial mode timing diagram (see Figure 23): serial data input (SERNIN), clock (CLK), and latch enable (LE). The serial control interface activates when the P/S pin is set to high.

In serial mode, the 7-bit SERNIN data is clocked MSB first on rising CLK edges into the shift register; then, LE must be toggled high to latch the new attenuation state into the device. The LE must be set low to clock a set of 7-bit data into the shift register because CLK is masked to prevent the attenuator value from changing if LE is kept high.

In serial mode operation, both the serial control inputs (LE, CLK, SERNIN) and the parallel control inputs (D0 to D6) must always be kept at a valid logic level ($V_{\rm IH}$ or $V_{\rm IL}$) and must not be left floating. It is recommended to connect the parallel control inputs to ground and to use pull-down resistors on all serial control input lines if the device driving these input lines goes high impedance during hibernation.

RF INPUT OUTPUT

The attenuator in the HMC1119 is bidirectional; the ATTNIN and ATTNOUT pins are interchangeable as the RF input and output ports. The attenuator is internally matched to 50 Ω at both input and output; therefore, no external matching components are required. The RF pins are dc-coupled; therefore, dc blocking capacitors are required on RF lines.




Figure 22. Attenuator Array Functional Block Diagram

Table 6. Truth Table

Digital Control Input ¹							
D6	D5	D4	D3	D2	D1	D0	Attenuation State (dB)
Low	Low	Low	Low	Low	Low	Low	0 (reference)
Low	Low	Low	Low	Low	Low	High	0.25
Low	Low	Low	Low	Low	High	Low	0.5
Low	Low	Low	Low	High	Low	Low	1.0
Low	Low	Low	High	Low	Low	Low	2.0
Low	Low	High	Low	Low	Low	Low	4.0
Low	High	Low	Low	Low	Low	Low	8.0
High	Low	Low	Low	Low	Low	Low	16.0
High	High	High	High	High	High	High	31.75

¹ Any combination of the control voltage input states shown in Table 6 provides an attenuation equal to the sum of the bits selected.




Figure 23. Serial Control Timing Diagram

PARALLEL CONTROL INTERFACE

The parallel control interface has seven digital control input lines (D6 to D0) to set the attenuation value. D6 is the most significant bit (MSB) that selects the 16 dB attenuator stage, and D0 is the least significant bit (LSB) that selects the 0.25 dB attenuator stage (see Figure 22).

In parallel mode operation, both the serial control inputs (LE, CLK, SERNIN) and the parallel control inputs (D0 to D6) must always be kept at a valid logic level (V_{IH} or V_{IL}) and must not be left floating. It is recommended to connect the serial control inputs to ground and to use pull-down resistors on all parallel control input lines if the device driving these input lines goes high impedance during hibernation.

Setting P/S to low enables parallel mode. There are two modes of parallel operation: direct parallel mode and latched parallel mode.

Direct Parallel Mode

For direct parallel mode, the latch enable (LE) pin must be kept high. Change the attenuation state using the control voltage inputs (D0 to D6) directly. This mode is ideal for manual control of the attenuator and using hardware, switches, or a jumper.

Latched Parallel Mode

The latch enable (LE) pin must be low when changing the control voltage inputs (D0 to D6) to set the attenuation state. When the desired state is set, LE must be toggled high to transfer the 7-bit data to the bypass switches of the attenuator array, then toggled low to latch the change into the device (see Figure 24).




Figure 24. Latched Parallel Mode Timing Diagram

POWER-UP SEQUENCE

The ideal power-up sequence is as follows:

- 1. Power up GND.
- 2. Power up $V_{\rm DD}$.
- 3. Power up the digital control inputs (the relative order of the digital control inputs is not important).
- 4. Power up the RF input.

For latched parallel mode operation, LE must be toggled. The relative order of the digital inputs is not important as long as the inputs are powered up after GND and $V_{\rm DD}$.

Power-Up States

The logic state of the device is at maximum attenuation when, at power up, LE is set to low. The attenuator latches in the desired power-up state approximately 200 ms after power up.

APPLICATIONS INFORMATION EVALUATION PRINTED CIRCUIT BOARD

The schematic of the evaluation board, EV2HMC1119LP4M, is shown in Figure 25. The PCB is four-layer material with a copper thickness of 0.7 mils on each layer. Each copper layer is separated with a dielectric material. The top dielectric material is 10-mil RO4350 with a typical dielectric constant of 3.48. The middle and bottom dielectric materials are FR-4 material, used for mechanical strength and to meet the overall board thickness of approximately 62 mils, which allows SMA connectors to be slipped in at board edges.

All RF and dc traces are routed on the top copper layer. The RF transmission lines are designed using coplanar waveguide model (CPWG) with a width of 18 mils, spacing of 17 mils, and dielectric thickness of 10 mils to maintain 50 Ω characteristic impedance. The inner and bottom layers are solid ground planes. For optimal electrical and thermal performance, an ample number of vias are populated around the transmission lines and under the package exposed pad. The evaluation board layout serves as a recommendation for the optimal performance on both electrical and thermal aspects.




Figure 25. EV2HMC1119LP4M Evaluation PCB

Table 7. Bill of Materials

Item	Value ¹	Description	Manufacturer ²
J1, J2		PCB mount SMA connector	
J3		18-pin dc connector	
TP1, TP2		Through hole mount test point	
C1, C3	100 pF	Capacitor, 0402 package	
C6	10 μF	Capacitor, 0603 package	
C7	1000 pF	Capacitor, 0402 package	
R1 to R11	0 Ω	Resistor, 0402 package	
R12 to R25	100 kΩ	Resistor, 0402 package	
SW1, SW2		SPDT four-position DIP switch	
U1		HMC1119 digital attenuator	Analog Devices, Inc.
PCB ³		600-01280-00-1 evaluation PCB	EV2HMC1119LP4M ⁴ from Analog Devices

¹ Blank cells in the Value column indicate that there is no specific value recommendation for the listed component.

² Blank cells in the Manufacturer column indicate that there is no specific manufacturer recommendation for the listed component.

³ Circuit board material is Arlon 25FR.

⁴ Reference this number when ordering the full evaluation PCB. See the Ordering Guide section.

14 R22 _W100K 12 R24 W 100K R25 AAA100K 13 R15 AVV100K 11 R17 ANA 100K 13 R23 _W100K 12 R16 AVV100K 15 R21 ANN¹ 16 R20 AAV R9 R9 R10 C13 S C17 C16 1000F C4
THRUGAL_OUT
100PF
DEPOP THRU CAL C15 100pF 0EPOP C5 100PF DEPOP HMC1119LP4ME GND 15 C18 100pF ceroe 2 5 88 88 88 E

Figure 26. Applications Circuit

PACKAGING AND ORDERING INFORMATION

OUTLINE DIMENSIONS




Figure 27. 24-Lead Lead Frame Chip Scale Package [LFCSP] 4 mm × 4 mm Body and 0.85 mm Package Height (HCP-24-3) Dimensions shown in millimeters

ORDERING GUIDE

Model ¹	Temperature Range	MSL Rating ²	Package Description	Package Option
HMC1119LP4ME	−40°C to +85°C	MSL3	24-Lead Lead Frame Chip Scale Package [LFCSP]	HCP-24-3
HMC1119LP4METR	-40°C to +85°C	MSL3	24-Lead Lead Frame Chip Scale Package [LFCSP]	HCP-24-3
EV2HMC1119LP4M			Evaluation Board	

¹ All models are RoHS compliant.



 $^{^{\}rm 2}\,\text{See}$ the Absolute Maximum Ratings section.