

CYWB0163BB/CYWB0164BB

West Bridge[®] Bay[™] USB and Mass Storage Controller

Features

- Best-in-class sideloading performance (>30 MBps) based on Cypress's proprietary SLIM[®] II technology, enabling direct path from Hi-Speed USB 2.0 to mass storage devices
- USB-IF compliance certified
 - USB 2.0 peripheral
 - High-Speed On-The-Go (HS-OTG) 2.0 host negotiation protocol (HNP) and session request protocol (SRP)
 - Thirty-two endpoints
 - Integrated USB 2.0 transceivers
 - □ EZ-Dtect[™] USB charger detection 1.1
 - Accessory charger adaptor (ACA)
 - □ Integrated Hi-Speed USB 2.0 switch^[1]
 - Carkit Pass-Through UART functionality on USB
- Mass storage support SD 3.0 (SDXC) UHS-1
 - □ eMMC 4.4
- System I/O expansion with two secure digital I/O (SDIO) ports
- Native mass storage class (MSC), human interface device (HID), full, and Turbo-MTPTM support
- Flexible host processor interface
 - Asynchronous non-multiplexed SRAM
 - Synchronous and asynchronous address/data multiplexed SRAM
 - Multimedia card (MMC) slave with eMMC 4.3/4.4 pass-through boot
 - Direct memory access (DMA) slave support over processor interfaces

- Ultra low-power in core power-down mode
 □ Less than 60 µA with V_{BATT} on and 20 µA with V_{BATT} off
- Independent and flexible power domains
- Flexible serial peripheral interfaces (SPIs)
- □ I²C master controller at 1 MHz
- I²S master (transmitter only) with sampling frequencies of 32 kHz, 44.1 kHz, and 48 kHz
- UART at 4 Mbps
- SPI master at 33 MHz
- Selectable clocking frequencies
 - □ 19.2-, 26-, 38.4-, and 52-MHz clock input
 - □ 19.2-MHz crystal input
 - □ 32-kHz low-power clock for watchdog timer
- Package options:
 - 5.099 mm × 4.695 mm × 0.55 mm, with 0.4 mm pitch small footprint wafer-level chip scale package (WLCSP)
 10 × 10 mm, 0.8-mm pitch ball grid array (BGA) package
- Pin compatible with West Bridge[®] Benicia™ enabling easy migration to USB 3.0

Applications

- Mobile phones
- Portable media players
- Portable navigation devices
- Personal digital assistant devices
- Digital still/video cameras


Note

1. Available only with the WLCSP package.

Cypress Semiconductor Corporation Document Number: 001-45550 Rev. *J



Logic Block Diagram



Note
2. Available only with the WLCSP package.



Contents

| Functional Overview | 4 |
|--|----|
| Interface Description | 4 |
| USB Interface (U-Port) | |
| Storage Port (S-Port) | |
| Host Processor Interface (P-Port) | |
| Other Interfaces | 10 |
| Boot Options | 11 |
| Reset | 11 |
| Hard Reset | 11 |
| Soft Reset | 11 |
| Clocking | 11 |
| 32-kHz Watchdog Timer Clock Input | 12 |
| Power | 12 |
| Power Modes | |
| Configuration Options | 15 |
| EMI | 15 |
| System-level ESD | 15 |
| Pin Description | |
| Absolute Maximum Ratings | |
| Operating Conditions | 26 |
| DC Specifications | |
| AC Timing Parameters | |
| Storage Port Timing | |
| Host Processor Interface (P-Port) Timing | 31 |

| Low Performance Peripherals Timing | . 38 |
|---|------|
| SPI Timing Specification | |
| Reset Sequence | |
| Package Diagram | |
| Ordering Information | |
| Ordering Code Definitions | . 46 |
| Acronyms | |
| Document Conventions | |
| Units of Measure | 47 |
| Errata | . 48 |
| Part Numbers Affected | 48 |
| Bay and Benicia, USB and | |
| Mass Storage Peripheral Controller Qualification Status | . 48 |
| Bay and Benicia, USB and | |
| Mass Storage Peripheral Controller Errata Summary | . 48 |
| Document History Page | |
| Sales, Solutions, and Legal Information | |
| Worldwide Sales and Design Support | |
| Products | |
| PSoC® Solutions | |
| Cypress Developer Community | |
| Technical Support | |
| | |



Functional Overview

West Bridge Bay[™] is a Hi-Speed USB 2.0 West Bridge peripheral controller optimized for all sideloading and streaming applications. It supports the latest removable and embedded mass-storage devices. The SLIM II architecture, supervised by the ARM9 CPU core, enables simultaneous accesses among all the functional Bay ports without affecting the performance of each independent data path. The functional ports are as follows:

- USB port (U-Port) supporting USB 2.0 peripheral and USB 2.0 OTG host
- Mass storage port (S-Port) supporting two independent mass storage devices
- Processor port (P-Port) connecting to a host processor
- Low-performance peripheral port (LPP-Port) providing additional serial interfaces

Bay offers the following advantages:

- USB host (that is, PC) accessing mass storage attached to Bay (U-Port ↔ S-Port access) in a sideloading application. Bay acts as a USB 2.0 peripheral
- USB host exchanging data with the P-Port host processor (P-Port ↔ U-Port access) in a video streaming or tethered modem application. Bay acts as a USB 2.0 peripheral
- P-Port host processor accessing mass storage or I/O devices attached to Bay (P-Port ↔ S-Port access). Bay acts as a mass storage bridge
- P-Port host processor connecting to mass storage or HID attached to Bay's USB port (P-Port ↔ U-Port access). Bay acts as a USB 2.0 OTG host

Each of these access paths can operate independently or simultaneously in an interleaved manner. Bay also supports the USB composite device driver, enabling simultaneous enumeration of multiple independent USB device classes.

Interface Description

USB Interface (U-Port)

Bay supports USB peripheral functionality compliant with the USB 2.0 Specification.

- Bay is compliant with the USB OTG supplement revision 2.0. It supports high-speed, full-speed, and low-speed OTG dual-role device capability. As a peripheral, it is capable of high-speed and full-speed.As a host, it is capable of high-speed, full-speed, and low-speed
- Bay supports the Carkit Pass-Through UART functionality on USB D+/D- lines based on the CEA-936A specification

Bay supports up to 32 endpoints with fully configurable buffer sizes.


As a USB peripheral, Bay natively supports MSC and Media Transfer Protocol (MTP) USB peripheral classes. All other device classes are supported in pass-through mode. The external host processor, connected to the P-Port, handles enumeration.

As a USB OTG host, Bay natively supports MSC and HID device classes. All other device classes can be supported with custom firmware. Contact Cypress applications support for details.

When the USB port is not in use, the PHY and transceiver may be disabled for power savings.

The Cypress Vendor ID 0X04B4 is the default VID used for enumeration. This may be changed through firmware.

Figure 1. U-Port Interface Signals



USB Switch

Bay integrates a high-speed USB 2.0 switch that allows a single USB connector to be shared with another device. The firmware can enable or disable this switch. When the switch is enabled, the USB D+/D– are connected to an external high-speed USB 2.0 PHY. After power-on-reset (POR) in the normal mode of operation, the USB switch is enabled by default. Note that this USB switch is only available with the WLCSP package, not with the BGA package.

Carkit UART Mode


The U-Port supports the Carkit UART mode (UART over D+/D–) for non-USB serial data transfer. This complies with the CEA-936A specification.

In the Carkit UART mode, the output signaling voltage is 3.3 V. The TXD of UART (output) is mapped to the D– line and the RXD of UART (input) is mapped to the D+ line.

Bay disables the USB transceiver and the D+ and D– pins function as pass-through pins to connect to the host processor UART. When the P-Port is configured to be in the asynchronous ADMux and PMMC modes, the Carkit UART signals are routed to the P-Port. In the asynchronous SRAM and synchronous ADMux modes, the Carkit UART signals are routed to S1-Port GPIOs as shown in Figure 2. Bay supports a baud rate of up to 9600 bps in this mode.



Figure 2. Carkit UART Pass-Through Block Diagram



EZ-Dtect

Bay supports USB the charger and accessory detection mechanism (EZ-Dtect). The charger detection mechanism complies with the battery-charging specification, revision 1.1. Bay also provides hardware support to detect the resistance values on the ID pin. The Bay device detects the following resistance ranges:

- Less than 10 Ω
- Less than 1 kΩ
- 65 kΩ to 72 kΩ
- 35 kΩ to 39 kΩ
- 99.96 kΩ to 104.4 kΩ (102 kΩ ± 2%)
- 119 kΩ to 132 kΩ
- Higher than 220 kΩ
- 431.2 kΩ to 448.8 kΩ (440 kΩ ± 2%)

Bay's EZ-Dtect feature can identify a dedicated wall charger, host/hub charger, and host/hub.

Figure 3 shows the flowchart of the charger detection procedure that Bay uses. Table 1 on page 7 shows the messages that Bay may communicate over I^2C to an external PMIC or processor.






Figure 3. Charger Detection Procedure




Table 1. Charger Detect Messages

| I ² C to PMIC or External Processor | Description | |
|--|--|--|
| Message 1 | Fail negotiation | |
| Message 2 | 100 mA available – Host only | |
| Message 3 | 500 mA available – Host only | |
| Message 4 | 1.8 A available – Wall charger | |
| Message 5 | 1.5 A available – Host/hub charger in FS mode | |
| Message 6 | 900 mA available – Host/hub charger in HS mode | |
| Message 7 | 1.5 A available – Host/hub charger | |
| Note: Other messages can be customized in firm | ware. | |

VBUS Overvoltage Protection

Bay can withstand up to 6 V on the VBUS pin. In various failure scenarios, a charger may supply up to 12 V on VBUS. In this case, an external overvoltage protection (OVP) device prevents the failing charger from causing damage to the Bay device. Figure 4 shows the system application diagram with an OVP device connected to VBUS. Bay is able to draw power from either the VBATT or VBUS voltage sources. Therefore, it is also possible to leave VBUS unconnected in the system and solely use VBATT as the power source. VBATT can be connected to the system battery or a stable 3.2–6-V voltage rail from the PMIC. In this case, Bay does not perform the charger detection function and this function is supported by the external PMIC. Refer to the DC Specifications for the operating range of VBUS and VBATT.

Figure 4. System Diagram with OVP Device For VBUS



On-The-Go (OTG)

The West Bridge Bay OTG performs the following functions:

- Complies with OTG revision 2.0 specification
- Supports both A and B device modes and supports control, interrupt, bulk, and isochronous data transfers
- Requires an external charge pump (either standalone or integrated with a PMIC) to power VBUS in OTG A-device mode
- The target peripheral list for OTG host implementation consists of MSC- and HID-class devices. Other devices may be supported with custom firmware. Contact Cypress Applications Support for details
- Bay does not support the attach detection protocol (ADP)

OTG Connectivity

In the OTG mode, Bay can be configured to be an A-, B-, or dual-role device. It can connect to the following:

- Targeted USB peripheral
- SRP-capable USB peripheral
- HNP-capable USB peripheral
- OTG host
- HNP-capable host
- OTG device
- The Bay device supports ACA.



Storage Port (S-Port)

Bay has two independent storage ports (S0-Port and S1-Port). Both storage ports comply with the following specifications:

- MMC system specification, MMCA Technical Committee, Version 4.4
- SD specification, Version 3.0
- SDIO host controller compliant with SDIO specification version 2.00 (Jan.30, 2007)

The following sections list the features that both the storage ports support.

SD/MMC Clock Stop

Bay supports the stop clock feature that saves power if the internal buffer becomes full, when receiving data from the SD/MMC/SDIO.

SD_CLK Output Clock Stop

During the data transfer, the SD_CLK clock can be enabled (on) or disabled (stopped) any time by the internal flow control mechanism.

You can dynamically configure the SD_CLK output frequency using a clock divisor from a system clock. The clock choice for the divisor is user-configurable through a register. For example, the following frequencies may be configured:

- 400 kHz For the SD/MMC card initialization
- 20 MHz For a card with 0- to 20-MHz frequency
- 24 MHz For a card with 0- to 26-MHz frequency
- 48 MHz For a card with 0- to 52-MHz frequency (SD_CLK supports 48-MHz frequency when the clock input to Bay is either 19.2 MHz or 38.4 MHz)
- 52 MHz For a card with 0- to 52-MHz frequency (SD_CLK supports 52-MHz frequency when the clock input to Bay is either 26 MHz or 52 MHz)
- 100 MHz For a card with 0- to 100-MHz frequency

In the DDR mode, data is clocked on both the rising and falling edge of the SD clock. DDR clocks run up to 52 MHz.

Card Insertion and Removal Detection

Bay supports two-card insertion and removal detection mechanisms.

Use of SD_D[3] data: During system design, this signal must have an external 470-kΩ pull-down resistor connected to SD_D[3]. SD cards have an internal 10-kΩ pull-up resistor. When the card is inserted or removed from the SD/MMC connector, the voltage level at the SD_D[3] pin changes and triggers an interrupt to the CPU. The older generations of MMC cards do not support this card detection mechanism. Use of S0/S1_INS pin: Some SD/MMC connectors facilitate a micro switch for card insertion or removal of detection. This micro switch can be connected to S0/S1_INS. When the card is inserted or removed from the SD/MMC connector, it turns the micro switch on and off. This causes a voltage-level change at the pin that triggers the interrupt to the CPU. The card-detect micro switch polarity is assumed to be the same as the write-protect micro switch polarity. A low indicates that the card is inserted. This S0/S1_INS pin is shared between the two S-Ports. Register configuration determines which port gets to use this pin. This pin is mapped to the S1VDDQ power domain; if S0VDDQ and S1VDDQ are at different voltage levels, this pin cannot be used as S1_INS.

Write Protection (WP)

The S0_WP/S1_WP (SD Write Protection) on S-Port is used to connect to the WP micro switch of the SD/MMC card connector. This pin internally connects to a CPU-accessible GPIO for the firmware to detect the SD card Write Protection.

SDIO Interrupt

The SDIO interrupt functionality is supported as specified in the SDIO specification version 2.00 (January 30, 2007).

SDIO Read-Wait Feature

Bay supports the optional read-wait and suspend-resume features as defined in the SDIO specification Version 2.00 (January 30, 2007).

Host Processor Interface (P-Port)

A dedicated interface enables communications with a host processor. Bay supports the following P-Port interfaces.

- 16-bit asynchronous non-multiplexed SRAM
- 16-bit asynchronous address/data multiplexed SRAM
- 32-bit synchronous address/data multiplexed SRAM
- MMC slave interface compatible with MMC system specification, MMCA Technical Committee, Version 4.2 with eMMC 4.3 and 4.4 Pass-Through boot

The following sections describe these P-Port interfaces.

Asynchronous SRAM

This interface consists of standard asynchronous SRAM interface signals as shown in Figure 5 on page 9. This interface is used to access the Bay device's configuration registers and buffer memory. Both single-cycle and burst accesses are supported by the asynchronous interface signals.

The most significant address bit, A[7], determines if configuration registers or buffer memory are accessed. When the configuration registers are selected by asserting the A[7] address bit, the address bus bits A[6:0] point to a configuration register. When A[7] is deasserted, the buffer memory is accessed as indicated by the P-Port DMA transfer register and the transfer size is determined by the P-Port DMA transfer size register.




Application processors, with a DMA controller that uses address auto-increment during DMA transfers, can override this by connecting any higher-order address line (such as A[15]/A[23]/A[31]) of the application processor to Bay's A[7].

In the asynchronous SRAM mode, when reading from a buffer memory, Bay supports two methods of reading out the next data from the buffer: read out on the rising edge of OE# or toggle the least significant address bit A[0].

In this mode, the P-Port interface works with a 32.5-ns minimum access cycle providing an interface data rate of up to 61.5 MB per second.

Figure 5. Asynchronous SRAM Interface



Asynchronous Address/Data Multiplexed

The physical ADMux memory interface consists of signals shown in Figure 6. This interface supports processors that implement a multiplexed address or data bus.





The Bay device's ADMux interface supports a 16-bit time multiplexed address/data SRAM bus.

For read operations, both CE# and OE# must be asserted.


For write operations, both CE# and WE# are asserted. OE# is "Don't Care" during a write operation (during both address and data phase of the write cycle). Input data is latched on the rising edge of WE# or CE#, whichever occurs first. The addresses must be latched prior to the write operation by toggling Address Valid (ADV#). The Address Valid (ADV#) must be asserted during the address phase of the write operation, as shown in Figure 15 on page 34. ADV# must be LOW during the Address phase of a read/write operation. ADV# must be HIGH during the data phase of a read/write operation, as shown in Figure 14 and Figure 15 on page 34.

Synchronous ADMux Interface

Bay's P-Port supports a synchronous address/data multiplexed interface. This interface operates at a frequency of up to 100 MHz and supports a 16-bit data bus.

The RDY output signal from the Bay device indicates a data valid for read transfers and is acknowledged for write transfers.

Figure 7. Synchronous ADMux Interface



See the synchronous ADMux interface timing diagrams for details.


Processor MMC (PMMC) Slave Interface

Bay supports an MMC Slave interface on the P-Port called PMMC to distinguish it from the S-Port MMC interface.

Figure 8 illustrates the signals used to connect to the host processor.

The PMMC interface's GO_IRQ_STATE command allows West Bridge Bay to communicate asynchronous events without requiring the INT# signal. The use of the INT# signal is optional.

Figure 8. PMMC Interface Configuration





The MMC slave interface features are as follows:

- Interface operations are compatible with the MMC system specification, MMCA Technical Committee, Version 4.2
- Supports booting from an eMMC device connected to the S-Port. This feature is supported for eMMC devices operating at up to 52-MHz SDR
- Supports PMMC interface voltage ranges of 1.7 V to 1.95 V and 2.7 V to 3.6 V
- Supports open drain (both drive and receive open drain signals) on the CMD pin to allow GO_IRQ_STATE (CMD40) for PMMC
- Interface clock frequency range: 0 to 52 MHz
- Supports 1-bit, 4-bit, or 8-bit operation modes. This configuration is determined by the MMC initialization procedure
- Bay responds to standard initialization phase commands as specified for the MMC 4.2 slave device
- PMMC mode MMC 4.2 command classes: Class 0 (Basic), Class 2 (Block read), and Class 4 (Block write), Class 9 (I/O)

Bay supports the following PMMC commands:

Class 0: Basic

CMD0, CMD1, CMD2, CMD3, CMD4, CMD6, CMD7, CMD8, CMD9, CMD10, CMD12, CMD13, CMD15, CMD19, CMD5 (wakeup support)

Class 2: Block Read

CMD16, CMD17, CMD18, CMD23

Class 4: Block Write

CMD16, CMD23, CMD24, CMD25

Class 9: I-O

CMD39, CMD40

Other Interfaces

Bay supports additional low-performance peripherals that include:

- UART
- I²C
- ∎ I²S
- SPI

The SPI, UART, and I^2S interfaces are multiplexed on the S1-Port.The WLCSP Pin List on page 16 shows the details.

UART Interface

The UART interface of Bay is intended for asynchronous serial communication with other UART devices.

The UART implementation supports full-duplex communication with a signaling format compatible with industry-standard UART. It includes the signals noted in Table 2.

The UART is capable of generating a range of baud rates from 300 bps to 4608 Kbps selectable by the firmware. If flow control is enabled, then Bay's UART only transmits data when the CTS input is asserted. In addition to this, Bay's UART asserts the RTS output signal, when it is ready to receive data.

Table 2. UART Interface Signals

| Signal | Description |
|--------|---------------|
| TX | Output signal |
| RX | Input signal |
| CTS | Flow control |
| RTS | Flow control |

I²C Interface

Bay has an l^2C interface compatible with the l^2C Bus Specification Revision 3. This l^2C interface is only capable of operating as l^2C master. Therefore, it may be used to communicate with other l^2C slave devices. For example, Bay may boot from an EEPROM connected to the l^2C interface, as a selectable boot option.

Bay's I²C master controller also supports the multi-master mode functionality.

The power supply for the l^2C interface is I2CVDDQ, which is a separate power domain from the other serial peripherals. This gives the l^2C interface the flexibility to operate at a different voltage than the other serial interfaces.

The bus frequencies supported by the I^2C controller are 100 kHz, 400 kHz, and 1 MHz. When I2CVDDQ is 1.2 V, the maximum operating frequency supported is 100 kHz. When I2CVDDQ is 1.8 V, 2.5 V, or 3.3 V, the operating frequencies supported are 400 kHz and 1 MHz. The I^2C controller supports the clock-stretching feature to enable slower devices to exercise flow control.

Both serial clock (SCL) and serial data (SDA) signals of the I^2C interface require external pull-up resistors. The pull-up resistors must be connected to I2CVDDQ.

I²S Interface

Bay has an I²S port to support external audio codec devices. It functions as I²S master only as a transmitter. The I²S interface consists of four signals: clock line (I2S_CLK), serial data line (I2S_SD), word select line (I2S_WS), and master system clock (I2S_MCLK). Bay can generate the system clock as an output on I2S_MCLK or accept an external system clock input on I2S_MCLK.

The I²S interface supports sampling frequencies of 32 kHz, 44.1 kHz, and 48 kHz.

SPI Interface

Bay supports an SPI master interface on the S1-Port. The maximum operating frequency is 33 MHz.

The SPI controller supports the four modes of SPI communication (see SPI Timing Specification on page 41 for details on the modes) with a start-stop clock. The SPI controller is a single-master controller with a single automated SSN control. It supports transaction sizes ranging from 4 bits to 32 bits.





Boot Options

Bay can load boot images from various sources, selected by the configuration of the PMODE pins. These include:

- Boot from eMMC (S0-Port)
- Boot from I²C
- Boot from asynchronous ADMux (P-Port)
- Boot from synchronous ADMux (P-Port)
- Boot from asynchronous non-multiplexed SRAM (P-Port)
- Boot from PMMC (P-Port)

USB boot can be enabled as a fallback boot option.

Table 3. West Bridge Bay Booting Options

| PMODE[2:0] | Boot From |
|--------------------|--|
| 000 | S0-Port (eMMC) On failure, USB boot is enabled |
| 001 | PMMC pass- through On failure, USB boot enabled |
| 010 | PMMC pass-through |
| 011 | PMMC_Relay (enables secure boot) |
| 100 | S0-Port (eMMC) |
| 101 | Sync ADMux (16-bit data bus) |
| 110 | PMMC legacy |
| 111 | USB Boot |
| 00F ^[3] | Async SRAM (16-bit data bus) |
| 01F ^[3] | Async ADMux (16-bit data bus) |
| 10F ^[3] | I ² C On failure, USB boot is enabled |
| 11F ^[3] | I ² C only |
| 1F1 ^[3] | PMMC_Relay (enables secure boot) On failure USB boot is enabled |
| Other Combinations | Reserved |

Reset

Hard Reset

A hard reset is initiated by asserting the RESET# pin on West Bridge Bay. The specific reset sequence and timing requirements are detailed in Figure 23 on page 43 and Figure 17 on page 42. All I/Os are tristated during a hard reset.

Soft Reset

In a soft reset, the processor sets the appropriate bits in the PP_INIT control register. There are two types of soft reset:

- CPU Reset The CPU Program Counter is reset. Firmware does not need to be reloaded following a CPU Reset.
- Whole Device Reset This reset is identical to hard reset. The firmware must be reloaded following a Whole Device Reset.

Clocking

Bay allows either a crystal to be connected between the XTALIN and XTALOUT pins or an external clock to be connected at the CLKIN pin. The XTALIN, XTALOUT, CLKIN, and CLKIN_32 pins can be left unconnected if not used.

Crystal frequency supported is 19.2 MHz, and the external clock frequencies supported are 19.2, 26, 38.4, and 52 MHz.

Bay has an on-chip oscillator circuit that uses an external 19.2-MHz (±100 ppm) crystal (when the crystal option is used). An appropriate load capacitance is required with a crystal. Refer to the specification of the crystal used to determine the appropriate load capacitance. The FSLC[2:0] pins must be configured appropriately to select the crystal- or clock-frequency option. The configuration options are shown in Table 4 on page 11.

Clock inputs to Bay must meet the phase noise and jitter requirements specified in Table 5 on page 12.

The input clock frequency is independent of the Bay core's clock/data rate or any of the device interfaces (including P-Port and S-Port). The internal PLL applies the appropriate clock multiply option depending on the input frequency.

Table 4. Crystal/Clock Frequency Selection

| FSLC[2] | FSLC[1] | FSLC[0] | Crystal/Clock Frequency |
|---------|---------|---------|----------------------------|
| 0 | 0 | 0 | 19.2-MHz crystal |
| 1 | 0 | 0 | 19.2-MHz input CLK |
| 1 | 0 | 1 | 26-MHz input CLK |
| 1 | 1 | 0 | 38.4-MHz input CLK |
| 1 | 1 | 1 | 52-MHz input CLK |



Table 5. West Bridge Bay Input Clock Specifications

| Parameter | Description | Specification | | Units |
|-----------------------------|----------------|---------------|------|-------|
| Falameter | | Min | Мах | onits |
| Phase Noise | 100-Hz offset | - | -75 | dB |
| | 1-kHz offset | - | -104 | dB |
| | 10-kHz offset | - | -120 | dB |
| | 100-kHz offset | - | -128 | dB |
| | 1-MHz offset | - | -130 | dB |
| Maximum frequency deviation | | - | 150 | ppm |
| Duty cycle | | 30 | 70 | % |
| Overshoot | | - | 3 | % |
| Undershoot | | - | -3 | % |
| Rise time/fall time | | _ | 3 | ns |

32-kHz Watchdog Timer Clock Input

Bay includes a watchdog timer that can be used to interrupt the CPU, automatically wake up Bay in standby mode, and reset the CPU. The watchdog timer runs off a 32-kHz clock, which may optionally be supplied from an external source on a dedicated Bay pin.

The watchdog also periodically wakes up the processor in Standby mode for polling operations, if enabled. The firmware can disable the watchdog timer.

Requirements for the optional 32-kHz clock input are listed in Table 6.

Table 6. 32-kHz Clock Input Requirement

| Parameter | Min | Мах | Units |
|---------------------|-----|------|-------|
| Duty cycle | 40 | 60 | % |
| Frequency deviation | _ | ±200 | ppm |
| Rise time/Fall time | _ | 200 | ns |

Power

Bay has the following main power supply domains:

- IO_VDDQ: This is a group of independent supply domains for digital I/Os. The voltage level on these supplies is 1.8 V to 3.3 V. Specifically, the separate I/O power domains are:
 - PVDDQ: P-Port interface supply
 - □ S0VDDQ: S0-Port supply
 - □ S1VDDQ: S1-Port supply
 - \square I2CVDDQ: I²C power supply (1.2 V to 3.3 V)
 - □ LVDDQ: Low-performance peripherals power supply (UART/SPI/I²S)
 - CVDDQ: Clock power supply
- V_{DD}/AVDD: Supply voltage for the logic core. The nominal supply voltage level is 1.2 V. This supplies the core logic circuits. The same supply must also be used for AVDD.
- VBATT: This is the 3.2-V to 6-V battery power supply for the USB I/O and some analog circuits. This supply powers the USB transceiver through an internal voltage regulator. This supply is internally regulated to 3.3 V for the USB PHY.
- VBUS: This is the 4.0-V to 6-V input from USB. When VBUS is greater than 3.7 V, it becomes the primary source of supply to the USB circuitry unless there is a software override.





Power Modes

Bay supports the following power modes:

Normal mode: This is the full-functional operating mode. In this mode the internal CPU clock and the internal PLLs are enabled.

Normal operating power consumption does not exceed the sum of I_{CC} core max and I_{CC} USB max (refer to DC Specifications for current consumption specifications).

The I/O power supplies S0VDDQ, S1VDDQ, LVDDQ, and I2CVDDQ can be turned off when the corresponding interface is not in use. PVDDQ cannot be turned off at any time if the P-port is used in the application.

- Low-power modes (see Table 7:)
 - Suspend mode
 - Standby mode
 - Core power-down mode

| Power Mode | Characteristics | Method of Entry | Method of Exit |
|--------------|--|---|---|
| Suspend mode | The power consumption in this mode does not exceed ISB _{suspend} | ■ Firmware executing on the internal ARM9 core can put | D+ transitioning to LOW or HIGH |
| | The clocks are shut off. The PLLs are disabled | West Bridge Bay into suspend mode. For example, on USB suspend condition, | D- transitioning to LOW or HIGH |
| | ■ All I/Os maintain their previous state | firmware may decide to put West Bridge Bay into | Impedance change on OTG_ID pin |
| | Power supply for the wakeup source and core power must be retained. All other power domains can be turned on/off individually | suspend mode External Processor, through the use of mailbox registers, | Detection of VBUS Level detect on UART_CTS |
| | The states of the configuration registers, buffer memory, and all internal RAM are maintained | can put West Bridge Bay into suspend mode | (programmable polarity) ■ P-port interface assertion of CE# |
| | All transactions must be completed | | Assertion of RESET# |
| | before Bay enters Suspend mode (state of outstanding transactions are not preserved) | | MMC CMD5 received over PMMC interface |
| | The firmware resumes operation from where it was suspended (except when woken up by RESET# | | Insertion or removal of SD/MMC card detected on S0/S1_INS pin |
| | assertion). The program counter does not reset | | Level detect on S0_D1/S1_D1 (SDIO_INT; programmable polarity) |





| Table 7. Summary | / for Methods of Entry/Exit for Low Power Modes (continued | D |
|------------------|--|----|
| | for methods of Entry/Exit for Eow I ower modes (continued | ., |

| Power Mode | Characteristics | Method of Entry | Method of Exit |
|-------------------------|--|--|---|
| Standby mode | The power consumption in this mode does not exceed ISB_{standby} All configuration register settings and program/data RAM contents are preserved. However, data in the buffers or other parts of the data path, if any, is not guaranteed. Therefore, the external processor must take care that the data needed is read before putting Bay into this Standby Mode The program counter is reset after waking up from Standby GPIO pins maintain their configuration Crystal oscillator is turned off Internal PLL is turned off USB transceiver is turned off ARM9 core is powered down. Upon wakeup, the core re-starts and runs the program stored in the program/data RAM Power supply for the wakeup source and core power must be retained. All other power domains can be turned on/off individually | Firmware executing on the internal ARM9 core or external processor sets the appropriate register MMC CMD5 (Sleep/Awake command) over PMMC interface | Detection of VBUS Insertion or removal of SD/MMC card detected on S0/S1_INS pin Level detect on S0_D1/S1_D1 (SDIO_INT; programmable polarity) Level detect on UART_CTS (Programmable Polarity) P-port interface assertion of CE# in SRAM/ADMux mode P-port interface activation of MMC_CLK in PMMC mode Assertion of RESET# |
| Core power-down mode | The power consumption in this mode does not exceed ISB_{core} Core power is turned off All buffer memory, configuration registers, and the program RAM do not maintain state. After exiting this mode, reload the firmware | ■ Turn off V _{DD} | Reapply V_{DD} Assertion of RESET# |
| | In this mode, all other power domains can be turned on/off individually | | |





Configuration Options

Configuration options are available for specific usage models. Contact Cypress Applications/Marketing for details.

Digital I/Os

Bay provides firmware-controlled pull-up or pull-down resistors internally on all digital I/O pins. The pins can be pulled HIGH through an internal 50-k Ω resistor or can be pulled LOW through an internal 10-k Ω resistor to prevent the pins from floating. An external 470-k Ω pull-down resistor is required on SD_D[3] when this pin is used for SD card detection. The I/O pins may have the following states:

- Tristated (High-Z)
- Weak pull-up (through internal 50 kΩ)
- **\blacksquare** Pulled down (through internal 10 k Ω)
- Hold (I/O hold its value) when in low-power modes

All unused I/Os should be pulled high by using the internal pull-up resistors. All unused outputs should be left floating. All I/Os can be driven at full-strength, three-quarter strength, half-strength, or quarter-strength. These drive strengths are configured based on each interface.

EMI

Bay meets the EMI requirements outlined by FCC 15B (USA) and EN55022 (Europe) for consumer electronics. It can also tolerate reasonable EMI, conducted by the aggressor, outlined by these specifications and continue to function as expected.

System-level ESD

Bay has additional ESD protection on the D+, D–, OTG_ID, VBUS, GND pins on the U-port and the S1_D[0:7], S1_CMD, S1_CLK, S1_WP and MMC1RST_OUT pins on the S1-Port. The ESD protection levels provided on these ports are:

- ± 2.2-KV human body model (HBM) based on JESD22-A114 specification
- ± 6-KV contact discharge and ± 8-KV air gap discharge based on IEC61000-4-2 level 3A
- ± 8 KV contact discharge and ± 15 KV air gap discharge based on IEC61000-4-2 level 4C

This protection ensures that the device continues to function after ESD events up to the levels stated.

The S0/S1_INS pin has up to \pm 2.2-KV HBM internal ESD protection.

| | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
|---|-------------|-------------|-------------|-------------|-------------|------------|--------------|------------|---------------|------------|------------------|-----------|
| А | VSS | VSS | NC | | NC | FSLC[0] | AVSS | AVDD | DP | U2AFEVSSQ | DM | VDD |
| в | L_GPIO[55] | LVDDQ | NC | R_USB3 | NC | FSLC[2] | XTALIN | XTALOUT | SWDP | R_USB2 | SWDM | VDD |
| с | L_GPIO[56] | S1VDDQ | VDD | VSS | VDD | CVDDQ | CLKIN_32 | CLKIN | U2PLLVSS Q | OTG_ID | TDO | TRST# |
| D | S1_GPIO[49] | S1_GPIO[50] | L_GPIO[53] | L_GPIO[54] | RESET# | VDD | I2C_GPIO[58] | TMS | I2CVDDQ | тск | I2C_GPIO[5 9] | VSS |
| Е | L_GPIO[57] | S1_GPIO[48] | S1_GPI0[51] | S1_GPIO[52] | I2C_O[60] | VSS | VSS | VSS | VSS | P_GPIO[3] | VBATT | VBUS |
| F | VSS | S1_GPIO[46] | S1_GPIO[47] | FSLC[1] | TDI | VDD | VDD | VDD | VDD | P_GPIO[4] | P_GPIO[1] | P_GPIO[0] |
| G | SOVDDQ | S0_GPIO[43] | S0_GPIO[44] | S0_GPIO[45] | VSS | VSS | VDD | VSS | P_GPIO[9] | P_GPIO[7] | P_GPIO[6] | P_GPIO[2] |
| н | VSS | S0_GPIO[40] | S0_GPIO[41] | S0_GPIO[42] | S0_GPIO[39] | VSS | P_GPIO[20] | P_GPIO[18] | P_GPIO[14] | P_GPIO[12] | P_GPIO[8] | PVDDQ |
| J | SOVDDQ | S0_GPIO[38] | S0_GPIO[37] | S0_GPIO[36] | P_GPI0[31] | P_GPIO[27] | P_GPIO[25] | P_GPIO[22] | P_GPIO[19] | P_GPIO[15] | P_GPI0[10] | P_GPIO[5] |
| к | S0_GPIO[35] | S0_GPIO[34] | S0_GPIO[33] | P_GPI0[32] | P_GPIO[28] | P_GPIO[26] | P_GPI0[16] | P_GPIO[21] | INT# | P_GPIO[24] | P_GPI0[11] | VSS |
| L | VDD | VSS | VDD | P_GPIO[30] | P_GPIO[29] | PVDDQ | P_GPIO[23] | VSS | PVDDQ | P_GPI0[17] | P_GPI0[13] | VSS |

Figure 9. WLCSP Ball Map (Bottom View)^[4]

Figure 10. BGA Ball Map

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
|---|-------------|-------------|-------------|-------------|-------------|------------|------------|------------|--------------|--------------|------------|
| Α | VSS | VDD | NC | NC | NC | NC | AVDD | VSS | DP | DM | NC |
| В | LVDDQ | FSLC[0] | NC | FSLC[1] | VDD | CVDDQ | AVSS | VSS | VSS | VDD | TRST# |
| С | L_GPIO[54] | L_GPIO[55] | VDD | L_GPIO[57] | RESET# | XTALIN | XTALOUT | R_USB2 | OTG_ID | TDO | I2CVDDQ |
| D | S1_GPIO[50] | S1_GPIO[51] | S1_GPIO[52] | L_GPIO[53] | L_GPIO[56] | CLKIN_32 | CLKIN | VSS | I2C_GPIO[58] | I2C_GPIO[59] | O[60] |
| Е | S1_GPIO[47] | VSS | S1VDDQ | S1_GPIO[49] | S1_GPIO[48] | FSLC[2] | TDI | TMS | VDD | VBATT | VBUS |
| F | S0VDDQ | S0_GPIO[45] | S0_GPIO[44] | S0_GPIO[41] | S1_GPIO[46] | ТСК | P_GPIO[2] | P_GPIO[5] | P_GPIO[1] | P_GPIO[0] | VDD |
| G | VSS | S0_GPIO[42] | S0_GPIO[43] | P_GPIO[30] | P_GPIO[25] | P_GPIO[22] | P_GPIO[21] | P_GPIO[15] | P_GPIO[4] | P_GPIO[3] | VSS |
| н | VDD | S0_GPIO[39] | S0_GPIO[40] | P_GPIO[31] | P_GPIO[29] | P_GPIO[26] | P_GPIO[20] | P_GPIO[24] | P_GPIO[7] | P_GPIO[6] | PVDDQ |
| J | S0_GPIO[38] | S0_GPIO[36] | S0_GPIO[37] | S0_GPIO[34] | P_GPIO[28] | P_GPIO[16] | P_GPIO[19] | P_GPIO[14] | P_GPIO[9] | P_GPIO[8] | VDD |
| К | S0_GPIO[35] | S0_GPIO[33] | VSS | VSS | P_GPIO[27] | P_GPIO[23] | P_GPIO[18] | P_GPIO[17] | P_GPIO[13] | P_GPIO[12] | P_GPIO[10] |
| L | VSS | VSS | VSS | P_GPIO[32] | VDD | VSS | VDD | INT# | PVDDQ | P_GPI0[11] | VSS |

Note

4. No ball is populated at location A9.

CYWB0163BB/CYWB0164BB



Pin Description

Table 8. WLCSP Pin List

| Pin | Power Domain | 0ļ | Name | | | Description | |
|-----|-----------------|-----|------------|------------|----------------|--------------|---------|
| | | | | | | P-Port | |
| | | | | Async SRAM | Async ADMux | Sync ADMux | PMMC |
| F1 | PVDDQ | 0/1 | P_GPIO[0] | DQ[0] | DQ[0]/A[0] | DQ[0]/A[0] | MMC_D0 |
| F2 | PVDDQ | 0/ | P_GPIO[1] | DQ[1] | DQ[1]/A[1] | DQ[1]/A[1] | MMC_D1 |
| G1 | PVDDQ | 0/ | P_GPIO[2] | DQ[2] | DQ[2]/A[2] | DQ[2]/A[2] | MMC_D2 |
| E3 | PVDDQ | 0/1 | P_GPIO[3] | DQ[3] | DQ[3]/A[3] | DQ[3]/A[3] | MMC_D3 |
| F3 | PVDDQ | 0/1 | P_GPIO[4] | DQ[4] | DQ[4]/A[4] | DQ[4]/A[4] | MMC_D4 |
| ١١ | PVDDQ | 0/1 | P_GPIO[5] | DQ[5] | DQ[5]/A[5] | DQ[5]/A[5] | MMC_D5 |
| G2 | PVDDQ | 0/1 | P_GPIO[6] | DQ[6] | DQ[6]/A[6] | DQ[6]/A[6] | MMC_D6 |
| G3 | PVDDQ | 0/ | P_GPIO[7] | DQ[7] | DQ[7]/A[7] | DQ[7]/A[7] | MMC_D7 |
| H2 | PVDDQ | 0/1 | P_GPIO[8] | DQ[8] | DQ[8]/A[8] | DQ[8]/A[8] | GPIO |
| G4 | PVDDQ | 0/ | P_GPIO[9] | DQ[9] | DQ[9]/A[9] | DQ[9]/A[9] | GPIO |
| JZ | PVDDQ | 0/1 | P_GPIO[10] | DQ[10] | DQ[10]/A[10] | DQ[10]/A[10] | GPIO |
| Ş | PVDDQ | 0/1 | P_GPI0[11] | DQ[11] | DQ[11]/A[11] | DQ[11]/A[11] | GPIO |
| H3 | PVDDQ | 0/1 | P_GPI0[12] | DQ[12] | DQ[12]/A[12] | DQ[12]/A[12] | GPIO |
| L2 | PVDDQ | 0/1 | P_GPIO[13] | DQ[13] | DQ[13]/A[13] | DQ[13]/A[13] | GPIO |
| H4 | PVDDQ | 0/1 | P_GPIO[14] | DQ[14] | DQ[14]/A[14] | DQ[14]/A[14] | GPIO |
| J3 | PVDDQ | 0/1 | P_GPIO[15] | DQ[15] | DQ[15]/A[15] | DQ[15]/A[15] | GPIO |
| K6 | PVDDQ | 0/1 | P_GPIO[16] | CLK | CLK | CLK | MMC_CLK |
| L3 | PVDDQ | 0/1 | P_GPI0[17] | CE# | CE# | CE# | GPIO |
| H5 | PVDDQ | 0/1 | P_GPIO[18] | WE# | WE# | #3M | MMC_CMD |
| 4L | PVDDQ | 0/1 | P_GPIO[19] | OE# | 0E# | H=O | GPIO |
| 9H | PVDDQ | 0/1 | P_GPIO[20] | DACK# | DACK# | DACK# | GPIO |
| K5 | PVDDQ | 0/1 | P_GPIO[21] | DRQ# | DRQ# | DRQ# | GPIO |
| JS | PVDDQ | 0/1 | P_GPIO[22] | A[7] | GPIO | GPIO | GPIO |
| PL6 | PVDDQ | 0/1 | P_GPIO[23] | A[6] | GPIO | RDY | GPIO |
| K3 | PVDDQ | 0/1 | P_GPIO[24] | A[5] | GPIO | GPIO | GPIO |
| JG | PVDDQ | 0/1 | P_GPIO[25] | A[4] | GPIO | GPIO | GPIO |
| K7 | PVDDQ | 0/1 | P_GPIO[26] | A[3] | GPIO | GPIO | GPIO |
| 7L | PVDDQ | 0/1 | P_GPI0[27] | A[2] | ADV# | ADV# | GPIO |
| | | | | | | | |

| ل* .۷۹ |
|---------|
| 5550 Re |
| 001-45 |
| Imber: |
| nent Nu |
| Docurr |

| L8 | PVDDQ | 0 | P_GPIO[29] | [0] | | GPIO | GPIO | | Σ | JART_TX | |
|-----|--------|-----|-------------|--------------|----------|----------|----------|------|-------------------|-----------|------------------|
| F9 | DOOVA | 0/1 | P_GPIO[30] | PMODE[0] | lo | PMODE[0] | PMODE[0] | | P | PMODE[0] | |
| J8 | DOOVA | 0/1 | P_GPI0[31] | PMODE[1] | 1] | PMODE[1] | PMODE[1] | | P | PMODE[1] | |
| K9 | DOOVA | 0/1 | P_GPI0[32] | PMODE[2] | 2] | PMODE[2] | PMODE[2] | | P | PMODE[2] | |
| K4 | DOOV | 0 | #TNI | #LNI | | INT# | #1NI | | | #LNI | |
| D8 | CVDDQ | _ | RESET# | RESET# | # | RESET# | RESET# | | | RESET# | |
| | | | | | | | S0-Port | | | | |
| | | | | 8b MMC | 0 | | SD+GPIO | | | GPIO | |
| K10 | SOVDDQ | 0/1 | S0_GPIO[33] | s0_sD0 | | | so_sdo | | | GPIO | |
| K11 | SOVDDQ | 0/1 | S0_GPIO[34] | s0_sD1 | _ | | so_sd1 | | | GPIO | |
| K12 | SOVDDQ | 0/1 | S0_GPIO[35] | S0_SD2 | <u> </u> | | S0_SD2 | | | GPIO | |
| 6ſ | SOVDDQ | 0/1 | S0_GPIO[36] | so_sd3 | ~ | | so_sd3 | | | GPIO | |
| J10 | SOVDDQ | 0/1 | S0_GPIO[37] | S0_SD4 | | | GPIO | | | GPIO | |
| J11 | SOVDDQ | 0/1 | S0_GPIO[38] | SO_SD5 | | | GPIO | | | GPIO | |
| H8 | SOVDDQ | 0/1 | S0_GPIO[39] | S0_SD6 | 6 | | GPIO | | | GPIO | |
| H11 | SOVDDQ | 0/1 | S0_GPIO[40] | S0_SD7 | | | GPIO | | | GPIO | |
| H10 | SOVDDQ | 0/1 | S0_GPIO[41] | S0_CMD | | | S0_CMD | | | GPIO | |
| 6Н | SOVDDQ | 0/1 | S0_GPIO[42] | S0_CLK | | | S0_CLK | | | GPIO | |
| G11 | SOVDDQ | 0/1 | S0_GPIO[43] | S0_WP | | | S0_WP | | | GPIO | |
| G10 | SOVDDQ | 0/1 | S0_GPIO[44] | SOS1_INS | ŝ | | SOS1_INS | | | GPIO | |
| 69 | SOVDDQ | 0/1 | S0_GPIO[45] | MMC0_RST_OUT | OUT | | GPIO | | | GPIO | |
| | | | | | | | S1-Port | | | | |
| | | | | 8b MMC | SD+UART | IdS+DS | SD+GPIO | GPIO | GPIO+ UART+SPI | 4b SD+I2S | UART+ SPI+I2S |
| F11 | S1VDDQ | 0/1 | S1_GPIO[46] | S1_SD0 | S1_SD0 | S1_SD0 | S1_SD0 | GPIO | GPIO | S1_SD0 | UART_RTS |
| F10 | S1VDDQ | 0/1 | S1_GPIO[47] | S1_SD1 | s1_sD1 | S1_SD1 | S1_SD1 | GPIO | GPIO | S1_SD1 | UART_CTS |
| E11 | S1VDDQ | 0/1 | S1_GPIO[48] | S1_SD2 | S1_SD2 | S1_SD2 | S1_SD2 | GPIO | GPIO | S1_SD2 | UART_TX |
| D12 | S1VDDQ | 0/1 | S1_GPIO[49] | S1_SD3 | S1_SD3 | S1_SD3 | S1_SD3 | GPIO | GPIO | S1_SD3 | UART_RX |
| D11 | S1VDDQ | 0/1 | S1_GPIO[50] | S1_CMD | S1_CMD | S1_CMD | S1_CMD | GPIO | I2S_CLK | S1_CMD | I2S_CLK |
| E10 | S1VDDQ | 0/1 | S1_GPI0[51] | S1_CLK | S1_CLK | S1_CLK | S1_CLK | GPIO | I2S_SD | S1_CLK | I2S_SD |
| E9 | S1VDDQ | 0/1 | S1_GPIO[52] | S1_WP | S1_WP | S1_WP | S1_WP | GPIO | I2S_WS | S1_WP | I2S_WS |
| | | | | | | | | | | | |

CYWB0163BB/CYWB0164BB

UART_RX

Description GPIO

GPIO

A[1]

P_GPIO[28] Name

0/ 0

Power Domain PVDDQ

> Pin К8

Table 8. WLCSP Pin List (continued) CYPRESS



| LCSP Pin List (continued) |
|---------------------------|
| CSP Pin List (co |
| CSP Pin L |
| CSP |
| ö |
| Ž |
| Table 8. |

| Name Description | L_GPI0[53] S1_SD4 UART_RTS SPI_SCK GPI0 GPI0 UART_RTS GPI0 SPI_SCK | L_GPIO[54] S1_SD5 UART_CTS SPI_SSN GPIO GPIO UART_CTS I2S_CLK SPI_SSN | L_GPIO[55] S1_SD6 UART_TX SPI_MISO GPIO GPIO UART_TX I2S_SD SPI_MISO | | L_GPI0[57] MMC1_RST_OUT GPI0 GPI0 GPI0 GPI0 I2S_MCLK I2S_MCLK I2S_MCLK | U-Port | OTG_ID USB OTG Identification | NC No Connect | NC No Connect | NC No Connect | NC No Connect | DP USB (HS/FS) Data Plus | DM USB (HS/FS) Data Minus | SWDP USB (HS/FS) Switch Interface Data Plus | SWDM USB (HS/FS) Switch Interface Data Minus | Crystal/Clocks | FSLC[0] Frequency Select 0 | XTALIN Crystal Oscillator Input | XTALOUT Crystal Oscillator Output | FSLC[1] Frequency Select 1 | FSLC[2] Frequency Select 2 | CLKIN External Clock Input | CLKIN_32 32.76-kHz Clock Input for Watchdog Timer | Other | I ² C_GPIO[58] Serial Clock (SCL) for I ² C Bus Interface | I ² C_GPIO[59] Serial Data (SDA) for I ² C Bus Interface | TDI Test Data In (TDI) for JTAG Interface | TDO Test Data Out (TDO) for JTAG Interface | TRST# Test Reset (TRST) for JTAG Interface | |
|------------------|--|---|--|-------|--|--------|-------------------------------|---------------|---------------|---------------|---------------|--------------------------|---------------------------|---|--|----------------|----------------------------|---------------------------------|-----------------------------------|----------------------------|----------------------------|----------------------------|---|-------|---|--|---|--|--|---|
| 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | | _ | - | _ | 0 | 0 | 0/1 | 0/1 | 0/1 | 0/1 | | _ | 0/1 | 0/1 | _ | _ | _ | _ | | 0/1 | 0/ | _ | 0 | 0 | c |
| Power | | LVDDQ | | LVDDQ | LVDDQ | | VBUS/ VBATT | | | | | VBUS/VBATT | VBUS/VBATT | VBUS/VBATT | VBUS/VBATT | | CVDDQ | AVDD | AVDD | CVDDQ | CVDDQ | CVDDQ | CVDDQ | | I2CVDDQ | I2CVDDQ | I2CVDDQ | I2CVDDQ | I2CVDDQ | |
| Pin | D10 | 6 0 | B12 | C12 | E12 | | ü | A10 | B10 | A8 | B8 | A4 | A2 | B4 | B2 | | A7 | BG | B5 | F9 | B7 | C5 | C6 | | D6 | D2 | F8 | C2 | 5 | |



Table 8. WLCSP Pin List (continued)

| Description | Charger Detect Output | Power | USB Supply Voltage Input | E-fuse Program Supply | E-fuse Program Supply | GND | USB Supply Voltage Input | USB2 Regulator GND | P-Port Supply Voltage Input | GND | P-Port Supply Voltage Input | GND | P-Port Supply Voltage Input | GND | S0-Port Supply Voltage Input | GND | S0- Port Supply Voltage Input | S1-Port Supply Voltage Input | GND | Low-Performance Peripherals Supply Voltage Input | GND | GND | Clock-Supply Voltage Input | Core-Supply Voltage Input | Core-Supply Voltage Input | I2C- and JTAG-Supply Voltage Input | GND | Analog-Supply Voltage Input | Analog GND | Core-Supply Voltage Input | GND | Corre-Supply Voltage Input |
|-----------------|-----------------------|-------|--------------------------|-----------------------|-----------------------|-----|--------------------------|--------------------|-----------------------------|--------|-----------------------------|-----|-----------------------------|-----|------------------------------|-----|-------------------------------|------------------------------|-----|--|-----|-----|----------------------------|---------------------------|---------------------------|------------------------------------|-----------|-----------------------------|------------|---------------------------|-----|----------------------------|
| Name | O[60] | | VBATT | VDD | VDD | VSS | VBUS | U2PLLVSSQ | PVDDQ | VSS | PVDDQ | VSS | PVDDQ | VSS | SOVDDQ | VSS | SOVDDQ | S1VDDQ | VSS | LVDDQ | VSS | VSS | CVDDQ | VDD | VDD | I2CVDDQ | U2AFEVSSQ | AVDD | AVSS | VDD | VSS | |
| 0/ | 0 | | PWR | PWR | PWR | PWR | PWR | PWR | PWR | PWR | PWR | PWR | PWR | PWR | PWR | PWR | PWR | PWR | PWR | PWR | PWR | PWR | PWR | PWR | PWR | PWR | PWR | PWR | PWR | PWR | PWR | DIVID |
| Power Domain | I2CVDDQ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Pin | E8 | | E2 | B1 | A1 | 60 | Ē | C4 | H | х Г | L4 | L5 | L7 | L1 | J12 | H12 | G12 | C11 | F12 | B11 | A11 | A12 | C7 | 80 | C10 | D4 | A3 | A5 | AG | F4 | D1 | 2 |

Page 19 of 41

Table 8. WLCSP Pin List (continued)

| Description | GND | Core-Supply Voltage Input | Core-Supply Voltage Input | Core-Supply Voltage Input | GND | GND | GND | GND | GND | Precision Resistor for USB 2.0 (Connect a 6.04-k Ω ± 1% resistor between this pin and GND) | No Connect |
|-----------------|-----|---------------------------|-----|---------------------------|-----|---------------------------|-----|---------------------------|---------------------------|---------------------------|-----|-----|-----|-----|-----|---|------------|
| Name | NSS | VDD | NSS | VDD | VSS | VDD | VSS | VDD | ADD | ADD | VSS | VSS | VSS | VSS | VSS | R_USB2 | NC |
| 0/1 | PWR | PWR | PWR | PWR | PWR | PWR | PWR | PWR | PWR | PWR | PWR | PWR | PWR | PWR | PWR | 0/1 | 0/1 |
| Power Domain | | | | | | | | | | | | | | | | VBATT/ VBUS | |
| Pin | E4 | F6 | E5 | F7 | E6 | D7 | E7 | G6 | L10 | L12 | H7 | G7 | L11 | G8 | G5 | B3 | B9 |

Table 9. BGA Pin List

| Pin | Power Domain | 0/1 | Name | | Description | | |
|-----|--------------|-----|-----------|------------|-------------|------------|--------|
| | | | | | P-Port | | |
| | | | | Async SRAM | Async ADMux | Sync ADMux | PMMC |
| F10 | PVDDQ | 0/1 | P_GPIO[0] | DQ[0] | DQ[0]/A[0] | DQ[0]/A[0] | MMC_D0 |
| F9 | PVDDQ | 0/1 | P_GPI0[1] | DQ[1] | DQ[1]/A[1] | DQ[1]/A[1] | MMC_D1 |
| F7 | PVDDQ | 0/1 | P_GPIO[2] | DQ[2] | DQ[2]/A[2] | DQ[2]/A[2] | MMC_D2 |
| G10 | PVDDQ | 0/1 | P_GPIO[3] | DQ[3] | DQ[3]/A[3] | DQ[3]/A[3] | MMC_D3 |
| 69 | PVDDQ | 0/1 | P_GPIO[4] | DQ[4] | DQ[4]/A[4] | DQ[4]/A[4] | MMC_D4 |
| F8 | PVDDQ | 0/1 | P_GPIO[5] | DQ[5] | DQ[5]/A[5] | DQ[5]/A[5] | MMC_D5 |
| H10 | PVDDQ | 0/1 | P_GPIO[6] | DQ[6] | DQ[6]/A[6] | DQ[6]/A[6] | MMC_D6 |
| | | | | | | | |

Page 20 of 41

CYWB0163BB/CYWB0164BB



Table 9. BGA Pin List

| Pin | Power Domain | 0/1 | Name | | Description | | |
|-----|--------------|-----|-------------|----------|--------------|--------------|----------|
| 6H | PVDDQ | 0/1 | P_GPI0[7] | DQ[7] | DQ[7]/A[7] | DQ[7]/A[7] | MMC_D7 |
| J10 | PVDDQ | 0/1 | P_GPIO[8] | DQ[8] | DQ[8]/A[8] | DQ[8]/A[8] | GPIO |
| റെ | PVDDQ | 0/1 | P_GPIO[9] | DQ[9] | DQ[9]/A[9] | DQ[9]/A[9] | GPIO |
| K11 | PVDDQ | 0/1 | P_GPI0[10] | DQ[10] | DQ[10]/A[10] | DQ[10]/A[10] | GPIO |
| L10 | PVDDQ | 0/1 | P_GPI0[11] | DQ[11] | DQ[11]/A[11] | DQ[11]/A[11] | GPIO |
| K10 | PVDDQ | 0/1 | P_GPI0[12] | DQ[12] | DQ[12]/A[12] | DQ[12]/A[12] | GPIO |
| K9 | PVDDQ | 0/1 | P_GPIO[13] | DQ[13] | DQ[13]/A[13] | DQ[13]/A[13] | GPIO |
| JB | PVDDQ | 0/1 | P_GPIO[14] | DQ[14] | DQ[14]/A[14] | DQ[14]/A[14] | GPIO |
| G8 | PVDDQ | 0/1 | P_GPIO[15] | DQ[15] | DQ[15]/A[15] | DQ[15]/A[15] | GPIO |
| JG | PVDDQ | 0/1 | P_GPIO[16] | CLK | CLK | CLK | MMC_CLK |
| K8 | PVDDQ | 0/1 | P_GPI0[17] | CE# | CE# | CE# | GPIO |
| K7 | PVDDQ | 0/1 | P_GPIO[18] | WE# | WE# | WE# | MMC_CMD |
| J7 | PVDDQ | 0/1 | P_GPIO[19] | OE# | OE# | OE# | GPIO |
| H7 | PVDDQ | 0/1 | P_GPIO[20] | DACK# | DACK# | DACK# | GPIO |
| G7 | PVDDQ | 0/1 | P_GPI0[21] | DRQ# | DRQ# | DRQ# | GPIO |
| G6 | PVDDQ | 0/1 | P_GPIO[22] | A[7] | GPIO | GPIO | GPIO |
| K6 | PVDDQ | 0/1 | P_GPIO[23] | A[6] | GPIO | RDY | GPIO |
| H8 | PVDDQ | 0/1 | P_GPIO[24] | A[5] | GPIO | GPIO | OId9 |
| G5 | PVDDQ | 0/1 | P_GPIO[25] | A[4] | GPIO | GPIO | GPIO |
| 9H | PVDDQ | 0/1 | P_GPIO[26] | A[3] | GPIO | GPIO | OId9 |
| K5 | PVDDQ | 0/1 | P_GPIO[27] | A[2] | ADV# | ADV# | GPIO |
| J5 | PVDDQ | 0/1 | P_GPIO[28] | A[1] | GPIO | GPIO | UART_RX |
| H5 | PVDDQ | 0/1 | P_GPIO[29] | A[0] | GPIO | GPIO | UART_TX |
| G4 | PVDDQ | 0/1 | P_GPIO[30] | PMODE[0] | PMODE[0] | PMODE[0] | PMODE[0] |
| H4 | PVDDQ | 0/1 | P_GPIO[31] | PMODE[1] | PMODE[1] | PMODE[1] | PMODE[1] |
| L4 | PVDDQ | 0/1 | P_GPIO[32] | PMODE[2] | PMODE[2] | PMODE[2] | PMODE[2] |
| L8 | PVDDQ | 0/1 | #LNI | #LNI | INT# | #LNI | #1NI |
| C5 | CVDDQ | _ | RESET# | RESET# | RESET# | RESET# | RESET# |
| | | | | | S0-Port | | |
| | | | | 8b MMC | SD+GPIO | 0 | GPIO |
| K2 | SOVDDQ | 0/1 | S0_GPIO[33] | S0_SD0 | so_sdo |) | GPIO |
| J4 | SOVDDQ | 0/1 | S0_GPIO[34] | S0_SD1 | S0_SD1 |) | GPIO |
| | 100 | | -*.;(| | | | 11 J 10 |

Document Number: 001-45550 Rev. *J

Page 21 of 41

CYWB0163BB/CYWB0164BB



| List |
|-------|
| Pin |
| BGA |
| 9. |
| Table |

| | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | 0 | 0 | | UART+SPI+I2S | UART_RTS | UART_CTS | UART_TX | UART_RX | I2S_CLK | l2S_SD | I2S_WS | SPI_SCK | SPLSSN | | SPI_MISO |
|--------------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|--------------|---------|-----------------|-------------|-------------|------------------|-------------|--------------------|-------------|-------------|---------------|---------------------------|---|------------|
| | GPIO | | SD+I2S U/ | s1_sd0 | s1_sD1 | S1_SD2 | S1_SD3 | s1_CMD | S1_CLK | S1_WP | GPIO | I2S_CLK | | I2S_SD |
| tion | so_sd2 | so_sd3 | 01 | 01 | 01 | 0 | so_cmb | CLK | S0_WP | SNI | Q | t | GPIO+UART+I2S S | GPIO | GPIO S | GPIO | GPIO | I2S_CLK S | I2S_SD S | I2S_WS S | UART_RTS | UART_CTS 12 | | |
| Description | - So | sos | GPIO | GPIO | GPIO | GPIO | soos | S0_CLK | SOS | SOS1_INS | GPIO | S1-Port | GPIO | GPIO | GPIO | GPIO | GPIO | GPIO | GPIO | GPIO | GPIO | GPIO | | GPIO |
| | - | | | | | | | | | | | _ | SD+GPIO | S1_SD0 | S1_SD1 | S1_SD2 | S1_SD3 | S1_CMD | S1_CLK | S1_WP | GPIO | GPIO | | GPIO |
| | so_sd2 | so_sd3 | S0_SD4 | so_sd5 | S0_SD6 | so_sd7 | so_CMD | so_CLK | S0_WP | S0S1_INS | MMC0_RST_OUT | | IdS+DS | S1_SD0 | S1_SD1 | S1_SD2 | S1_SD3 | s1 _D CM | S1_CLK | S1_WP | spi_sc K | SPI_SS N | | |
| | Sol | So | so | so | so | so | S0_0 | so | so | S0S1 | MMC0_R | | SD+UA RT | S1_SD | s1_sD | $\frac{S1}{2}SD$ | S1_SD | s1_CM | S1_CL | S1_WP | UART_ RTS_ | UART_ CTS [_] | | |
| | | | | | | | | | | | | | 8b MMC | S1_SD0 | S1_SD1 | S1_SD2 | S1_SD3 | S1_CMD | S1_CLK | S1_WP | S1_SD4 | S1_SD5 | | 000-10 |
| Name | S0_GPIO[35] | S0_GPIO[36] | S0_GPIO[37] | S0_GPIO[38] | S0_GPIO[39] | S0_GPIO[40] | S0_GPIO[41] | S0_GPIO[42] | S0_GPIO[43] | S0_GPIO[44] | S0_GPIO[45] | | | S1_GPIO[46] | S1_GPI0[47] | S1_GPIO[48] | S1_GPIO[49] | S1_GPIO[50] | S1_GPIO[51] | S1_GPIO[52] | L_GPIO[53] | L_GPIO[54] | | L_GPIU[55] |
| 0/ | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | | | 0/1 | 0/ | 0/1 | 0/1 | 01 | 0 | 0/1 | 0/ | 0/ | | 0 |
| Power Domain | SOVDDQ | | | S1VDDQ | S1VDDQ | S1VDDQ | S1VDDQ | S1VDDQ | S1VDDQ | S1VDDQ | LVDDQ | LVDDQ | | LVDUQ |
| Pin Power Domain | | J2 | J3 | ۲ | H2 | H3 | F4 | G2 | G3 | F3 | F2 | | | F5 | Ē | E5 | E4 | 5 | D2 | D3 | D4 | G | Ċ | 3 |

Document Number: 001-45550 Rev. *J

Page 22 of 41



Table 9. BGA Pin List

| I/O I/O <th>ľ</th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> | ľ | | | | | | | | |
|--|----------|------------------|------|------|--------|-------------------------------------|------------------------------|----------|----------|
| | | MMC1_R ST_OUT | GPIO | GPIO | GPIO | GPIO | I2S_MCLK | I2S_MCLK | I2S_MCLK |
| | | | | | USB F | USB Port (VBATT/VBUS Power Domain) | ower Domain) | | |
| | ۵Ţ | | | | | OTG_ID | | | |
| | | | | | USB F | USB Port (VBATT/VBUS Power Domain) | ower Domain) | | |
| | U | | | | | No Connect | | | |
| | U | | | | | No Connect | | | |
| | U | | | | | No Connect | | | |
| | с U | | | | | No Connect | | | |
| | д | | | | | ţ | | | |
| | Μ | | | | | 占 | | | |
| | U U | | | | | Do Not Connect | ect | | |
| | | | | | Crysta | Crystal/Clocks (CVDDQ Power Domain) | ower Domain) | | |
| | c[0] | | | | | FSLC[0] | | | |
| | , TIN | | | | | XTALIN | | | |
| | OUT | | | | | XTALOUT | | | |
| | c[1] | | | | | FSLC[1] | | | |
| | C[2] | | | | | FSLC[2] | | | |
| | ۸IN | | | | | CLKIN | | | |
| | N_32 | | | | | CLKIN_32 | | | |
| | | | | | I2C an | 12C and JTAG (12CVDDQ Power Domain) | ^{>} ower Domain) | | |
| | 0[58] | | | | | I ² C_SCL | | | |
| - 0 | JO[59] | | | | | I ² C_SDA | | | |
| 0 – – – | <u> </u> | | | | | TDI | | | |
| | 0 | | | | | TDO | | | |
| | ST# | | | | | TRST# | | | |
| | ٨S | | | | | TMS | | | |
| | X | | | | | TCK | | | |
| I2CVDDQ 0 0[60] | 30] | | | | | Charger detect output | utput | | |
| | | | | | | Power | | | |



Table 9. BGA Pin List

| Table 9 | Table 9. BGA Pin List | Š | omeN | Description |
|---------|------------------------------------|----------|---------|---------------|
| F10 | | PWR | VBATT | |
| B10 | | PWR | ADD | |
| A1 | | PWR | VSS | |
| E11 | | PWR | VBUS | |
| D8 | | PWR | VSS | |
| H11 | | PWR | PVDDQ | |
| E2 | | PWR | VSS | |
| F9 | | PWR | PVDDQ | |
| G1 | | PWR | VSS | |
| F1 | | PWR | SOVDDQ | |
| G11 | | PWR | VSS | |
| E3 | | PWR | S1VDDQ | |
| L1 | | PWR | VSS | |
| B1 | | PWR | LVDDQ | |
| PL6 | | PWR | VSS | |
| BG | | PWR | CVDDQ | |
| B5 | | PWR | VDD | |
| A2 | | PWR | VDD | |
| C11 | | PWR | I2CVDDQ | |
| L11 | | PWR | VSS | |
| A7 | | PWR | AVDD | |
| B7 | | PWR | AVSS | |
| ő | | PWR | VDD | |
| B8 | | PWR | VSS | |
| E9 | | PWR | DDD | |
| B9 | | PWR | VSS | |
| F11 | | PWR | VDD | |
| H1 | | PWR | VDD | |
| ٢٦ | | PWR | VDD | |
| J11 | | PWR | DDD | |
| L5 | | PWR | VDD | |
| K4 | | PWR | NSS | |
| | Document Number: 001-45550 Bev * I | AREAD DA | -* - | 11 ja hC aned |

Document Number: 001-45550 Rev. *J



Table 9. BGA Pin List

| Pin | Power Domain | 0/1 | Name | Description |
|-----|--------------|-----|--------|---|
| ٢3 | | PWR | VSS | |
| K3 | | PWR | VSS | |
| Γ3 | | PWR | VSS | |
| A8 | | PWR | VSS | |
| | | | | Precision Resistors |
| C8 | VBUS/VBATT | 0/1 | R_usb2 | Precision Resistor for USB 2.0 (Connect a 6.04 k Ω \pm 1% resistor between this pin and GND) |
| B3 | | 0/1 | NC | No Connect |
| | | | | |



Absolute Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device.

| Storage temperature65 °C to +150 °C |
|---|
| Ambient temperature with power supplied (Industrial) —40 °C to +85 °C |
| Supply voltage to ground potential V _{DD} , A _{VDDQ} 1.25 V |
| $P_{VDDQ},S0_{VDDQ},S1_{VDDQ},L_{VDDQ},C_{VDDQ},I2C_{VDDQ},\dots\dots\dots.3.6$ V |
| DC input voltage to any input pinVCC + 0.3 |
| DC voltage applied to outputs in HIGH-Z stateVCC + 0.3 |
| (VCC is the corresponding IO voltage) |
| Static discharge voltage ESD protection levels: |

■ ± 2.2 KV HBM based on JESD22-A114

DC Specifications

Additional ESD protection levels on D+, D–, OTG_ID, V_{BUS}, GND pins U-port and S1_D[0:7], S1_CMD, S1_CLK, S1_WP, MMC1RST_OUT pins S1-Port. ■ ± 6 KV contact discharge, ± 8 KV air gap discharge based on IEC61000-4-2 level 3A, ±8 KV Contact Discharge, and ± 15 KV air gap discharge based on IEC61000-4-2 level 4C

| Latch-up current | > 200 mA |
|--|----------|
| Maximum output short-circuit current | |
| for all I/O configurations. (Vout = 0 V) | –100 mA |

Operating Conditions

| Ambient temperature under bias (T _A) Industrial | –40 °C to +85 °C |
|---|------------------|
| V _{DD} , A _{VDDQ} , supply voltage | 1.15 V to 1.25 V |
| V _{BATT} supply voltage | |
| $P_{VDDQ},S0_{VDDQ},S1_{VDDQ},L_{VDDQ},C_{VDDQ}$ supply voltage | 1.7 V to 3.6 V |
| I2C _{VDDQ} supply voltage | 1.15 V to 3.6 V |

| Parameter | Description | Min | Max | Units | Notes |
|-----------------------------------|---------------------------------|-------------|------------|-------|---|
| V _{DD} | Core voltage supply | 1.15 | 1.25 | V | 1.2-V typical |
| A _{VDD} | Analog voltage supply | 1.15 | 1.25 | V | 1.2-V typical |
| P _{VDDQ} | P-Port I/O voltage supply | 1.7 | 3.6 | V | 1.8-, 2.5-, and 3.3-V typical |
| S0 _{VDDQ} | S0 Port I/O voltage supply | 1.7 | 3.6 | V | 1.8-, 2.5-, and 3.3-V typical |
| S1 _{VDDQ} | S1 Port I/O voltage supply | 1.7 | 3.6 | V | 1.8-, 2.5-, and 3.3-V typical |
| L _{VDDQ} | LPP I/O voltage supply | 1.7 | 3.6 | V | 1.8-, 2.5-, and 3.3-V typical |
| V _{BATT} | USB voltage supply | 3.2 | 6 | V | 3.7-V typical |
| V _{BUS} | USB voltage supply | 4.0 | 6 | V | 5-V typical |
| C _{VDDQ} | Clock voltage supply | 1.7 | 3.6 | V | 1.8-, 3.3-V typical |
| I ² C_V _{DDQ} | I ² C voltage supply | 1.15 | 3.6 | V | 1.2-,1.8-, 2.5-, and 3.3-V typical |
| V _{IH1} | Input HIGH voltage 1 | 0.625 × VCC | VCC+0.3 | V | For 2.0 V \leq V _{CC} \leq 3.6 V (except USB port). VCC is the corresponding IO voltage supply. |
| V _{IH2} | Input HIGH voltage 2 | VCC - 0.4 | VCC+0.3 | V | For 1.7 V \leq V _{CC} \leq 2.0 V (except USB port). VCC is the corresponding IO voltage supply. |
| V _{IL} | Input LOW voltage | -0.3 | 0.25 × VCC | V | VCC is the corresponding I/O voltage supply. |
| V _{OH} | Output HIGH voltage | 0.9 × VCC | - | V | I _{OH} (max) = –100 μA tested at quarter drive strength. VCC is the corresponding I/O voltage supply. |
| V _{OL} | Output LOW voltage | - | 0.1 × VCC | V | I _{OL} (min) = +100 μA tested at quarter drive strength. VCC is the corresponding I/O voltage supply. |



DC Specifications (continued)

| Parameter | Description | Min | Max | Units | Notes |
|------------------------|---|-----|-----|-------|--|
| I _{IX} | Input leakage current | -1 | 1 | μΑ | All I/O signals held at V_{DDQ} For I/Os with a pull-up/pull-down resistor connected, the leakage current increases by V_{DDQ}/R_{pu} or V_{DDQ}/R_{pd} |
| I _{OZ} | Output high-Z leakage current | -1 | 1 | μA | All I/O signals held at V_{DDQ} |
| I _{CC} Core | Core and analog voltage operating current | _ | 200 | mA | Total current through A_{VDD} , V_{DD} |
| I _{CC} USB | USB voltage supply voltage operating current | _ | 60 | mA | |
| ISB _{suspend} | Total suspend current during suspend mode | _ | _ | mA | Core current: 250 µA I/O current: 20 µA USB current: 1.2 mA For typical PVT (typical silicon, all power supplies at their respective nominal levels at 25 °C.) |
| ISB _{standby} | Total standby current during standby mode | _ | _ | μΑ | Core current: 60 uA I/O current: 20 µA USB current: 40 µA For typical PVT (typical silicon, all power supplies at their respective nominal levels at 25 °C.) |
| ISB _{core} | Total standby current during core power-down mode | - | - | μΑ | Core current: 0 uA I/O current: 20 uA USB current: 40 µA For typical PVT (typical silicon, all power supplies at their respective nominal levels at 25 °C.) |
| V _{RAMP} | Voltage ramp rate on core and I/O supplies | 0.2 | 50 | V/ms | Voltage ramp must be monotonic |
| V _N | Noise level permitted on V _{DD} and I/O supplies | _ | 100 | mV | Max p-p noise level permitted on all supplies except A _{VDD} |
| V _{N_AVDD} | Noise level permitted on A _{VDD} supply | _ | 20 | mV | Max p-p noise level permitted on A_{VDD} |



AC Timing Parameters

Storage Port Timing

The S0-Port and S1-Port support the MMC specification Version 4.4 and SD Specification Version 3.0. Table 10 lists the timing parameters for the Bay device's S-Port.

Table 10. S-Port Timing Parameters^[5]

| Parameter | Description | Min | Max | Units |
|-----------|--------------------------------|------|-----|-------|
| | MMC-20 | L | I | |
| tSDIS CMD | Host input setup time for CMD | 4.8 | _ | ns |
| tSDIS DAT | Host input setup time for DAT | 4.8 | _ | ns |
| tSDIH CMD | Host input hold time for CMD | 4.4 | _ | ns |
| tSDIH DAT | Host input hold time for DAT | 4.4 | _ | ns |
| tSDOS CMD | Host output setup time for CMD | 5 | _ | ns |
| tSDOS DAT | Host output setup time for DAT | 5 | _ | ns |
| tSDOH CMD | Host output hold time for CMD | 5 | _ | ns |
| tSDOH DAT | Host output hold time for DAT | 5 | _ | ns |
| tSCLKR | Clock rise time | _ | 2 | ns |
| tSCLKF | Clock fall time | _ | 2 | ns |
| tSDCK | Clock cycle time | 50 | _ | ns |
| SDFREQ | Clock frequency | - | 20 | MHz |
| tSDCLKOD | Clock duty cycle | 40 | 60 | % |
| | MMC-26 | | | |
| tSDIS CMD | Host input setup time for CMD | 10 | _ | ns |
| tSDIS DAT | Host input setup time for DAT | 10 | _ | ns |
| tSDIH CMD | Host input hold time for CMD | 9 | _ | ns |
| tSDIH DAT | Host input hold time for DAT | 9 | _ | ns |
| tSDOS CMD | Host output setup time for CMD | 3 | _ | ns |
| tSDOS DAT | Host output setup time for DAT | 3 | _ | ns |
| tSDOH CMD | Host output hold time for CMD | 3 | - | ns |
| tSDOH DAT | Host output hold time for DAT | 3 | _ | ns |
| tSCLKR | Clock rise time | _ | 2 | ns |
| tSCLKF | Clock fall time | _ | 2 | ns |
| tSDCK | Clock cycle time | 38.5 | _ | ns |
| SDFREQ | Clock frequency | - | 26 | MHz |
| tSDCLKOD | Clock duty cycle | 40 | 60 | % |
| | MC-HS | ł | I | |
| tSDIS CMD | Host input setup time for CMD | 4 | _ | ns |
| tSDIS DAT | Host input setup time for DAT | 4 | _ | ns |
| tSDIH CMD | Host input hold time for CMD | 3 | _ | ns |
| tSDIH DAT | Host input hold time for DAT | 3 | - | ns |
| tSDOS CMD | Host output setup time for CMD | 3 | - | ns |
| tSDOS DAT | Host output setup time for DAT | 3 | - | ns |
| tSDOH CMD | Host output hold time for CMD | 3 | _ | ns |
| tSDOH DAT | Host output hold time for DAT | 3 | _ | ns |
| tSCLKR | Clock rise time | _ | 2 | ns |



Table 10. S-Port Timing Parameters^[5] (continued)

| Parameter | Description | Min | Мах | Units |
|-----------|--------------------------------|-------|-----|-------|
| tSCLKF | Clock fall time | _ | 2 | ns |
| tSDCK | Clock cycle time | 19.2 | - | ns |
| SDFREQ | Clock frequency | - | 52 | MHz |
| tSDCLKOD | Clock duty cycle | 40 | 60 | % |
| | MMC-DDR52 | | | |
| tSDIS CMD | Host input setup time for CMD | 4 | - | ns |
| tSDIS DAT | Host input setup time for DAT | 0.56 | - | ns |
| tSDIH CMD | Host input hold time for CMD | 3 | - | ns |
| tSDIH DAT | Host input hold time for DAT | 2.58 | - | ns |
| tSDOS CMD | Host output setup time for CMD | 3 | - | ns |
| tSDOS DAT | Host output setup time for DAT | 2.5 | - | ns |
| tSDOH CMD | Host output hold time for CMD | 3 | - | ns |
| tSDOH DAT | Host output hold time for DAT | 2.5 | _ | ns |
| tSCLKR | Clock rise time | _ | 2 | ns |
| tSCLKF | Clock fall time | _ | 2 | ns |
| tSDCK | Clock cycle time | 19.2 | _ | ns |
| SDFREQ | Clock frequency | | 52 | MHz |
| tSDCLKOD | Clock duty cycle | 45 | 55 | % |
| | SD-Default Speed (S | DR12) | | |
| tSDIS CMD | Host input setup time for CMD | 24 | _ | ns |
| tSDIS DAT | Host input setup time for DAT | 24 | _ | ns |
| tSDIH CMD | Host input hold time for CMD | 2.5 | _ | ns |
| tSDIH DAT | Host input hold time for DAT | 2.5 | _ | ns |
| tSDOS CMD | Host output setup time for CMD | 5 | _ | ns |
| tSDOS DAT | Host output setup time for DAT | 5 | _ | ns |
| tSDOH CMD | Host output hold time for CMD | 5 | _ | ns |
| tSDOH DAT | Host output hold time for DAT | 5 | _ | ns |
| tSCLKR | Clock rise time | _ | 2 | ns |
| tSCLKF | Clock fall time | - | 2 | ns |
| tSDCK | Clock cycle time | 40 | _ | ns |
| SDFREQ | Clock frequency | _ | 25 | MHz |
| tSDCLKOD | Clock duty cycle | 40 | 60 | % |
| | SD-High-Speed(SD | R25) | | |
| tSDIS CMD | Host input setup time for CMD | 4 | _ | ns |
| tSDIS DAT | Host input setup time for DAT | 4 | _ | ns |
| tSDIH CMD | Host input hold time for CMD | 2.5 | - | ns |
| tSDIH DAT | Host input hold time for DAT | 2.5 | _ | ns |
| tSDOS CMD | Host output setup time for CMD | 6 | - | ns |
| tSDOS DAT | Host output setup time for DAT | 6 | _ | ns |
| tSDOH CMD | Host output hold time for CMD | 2 | _ | ns |
| tSDOH DAT | Host output hold time for DAT | 2 | _ | ns |
| tSCLKR | Clock rise time | _ | 2 | ns |



Table 10. S-Port Timing Parameters^[5] (continued)

| Parameter | Description | Min | Мах | Units |
|-----------|--------------------------------|------|-----|-------|
| tSCLKF | Clock fall time | _ | 2 | ns |
| tSDCK | Clock cycle time | 20 | - | ns |
| SDFREQ | Clock frequency | _ | 50 | MHz |
| tSDCLKOD | Clock duty cycle | 40 | 60 | % |
| | SD-SDR50 | | | |
| tSDIS CMD | Host input setup time for CMD | 1.5 | - | ns |
| tSDIS DAT | Host input setup time for DAT | 1.5 | - | ns |
| tSDIH CMD | Host input hold time for CMD | 2.5 | - | ns |
| tSDIH DAT | Host input hold time for DAT | 2.5 | - | ns |
| tSDOS CMD | Host output setup time for CMD | 3 | _ | ns |
| tSDOS DAT | Host output setup time for DAT | 3 | _ | ns |
| tSDOH CMD | Host output hold time for CMD | 0.8 | _ | ns |
| tSDOH DAT | Host output hold time for DAT | 0.8 | _ | ns |
| tSCLKR | Clock rise time | _ | 2 | ns |
| tSCLKF | Clock fall time | _ | 2 | ns |
| tSDCK | Clock cycle time | 10 | _ | ns |
| SDFREQ | Clock frequency | | 100 | MHz |
| tSDCLKOD | Clock duty cycle | 40 | 60 | % |
| | SD-DDR50 | | | |
| tSDIS CMD | Host input setup time for CMD | 4 | - | ns |
| tSDIS DAT | Host input setup time for DAT | 0.92 | - | ns |
| tSDIH CMD | Host input hold time for CMD | 2.5 | _ | ns |
| tSDIH DAT | Host input hold time for DAT | 2.5 | - | ns |
| tSDOS CMD | Host output setup time for CMD | 6 | - | ns |
| tSDOS DAT | Host output setup time for DAT | 3 | _ | ns |
| tSDOH CMD | Host output hold time for CMD | 0.8 | _ | ns |
| tSDOH DAT | Host output hold time for DAT | 0.8 | _ | ns |
| tSCLKR | Clock rise time | _ | 2 | ns |
| tSCLKF | Clock fall time | - | 2 | ns |
| tSDCK | Clock cycle time | 20 | - | ns |
| SDFREQ | Clock frequency | _ | 50 | MHz |
| tSDCLKOD | Clock duty cycle | 45 | 55 | % |

 Note

 5. All parameters guaranteed by design and validated through characterization.




Host Processor Interface (P-Port) Timing

Asynchronous SRAM Timing

Figure 11. Non-multiplexed Asynchronous SRAM Read Timing

Socket Read – Address Transition Controlled Timing (OE# is asserted)









Figure 12. Non-multiplexed Asynchronous SRAM Write Timing (WE# and CE# controlled)



Write Cycle 1 WE# Controlled, OE# High During Write









Figure 13. Non-multiplexed Asynchronous SRAM Write Timing (WE# controlled, OE# LOW)



Write Cycle 3 WE# Controlled. OE# Low




Table 11. Asynchronous SRAM Timing Parameters^[6]

| Parameter | Description | Min | Max | Units | Notes |
|-----------|--------------------------------------|------|------|-------|-------|
| | SRAM interface bandwidth | - | 61.5 | MBps | |
| tRC | Read cycle time | 32.5 | - | ns | |
| tAA | Address to data valid | - | 30 | ns | |
| tAOS | Address to OE# LOW setup time | 7 | - | ns | |
| tOH | Data output hold from address change | 3 | - | ns | |
| tOHH | OE# HIGH hold time | 7.5 | - | ns | |
| tOHC | OE# HIGH to CE# HIGH | 2 | - | ns | |
| tOE | OE# LOW to data valid | - | 25 | ns | |
| tOLZ | OE# LOW to LOW-Z | 0 | - | ns | |
| tWC | Write cycle time | 30 | - | ns | |
| tCW | CE# LOW to write end | 30 | - | ns | |
| tAW | Address valid to write end | 30 | - | ns | |
| tAS | Address setup to write start | 7 | - | ns | |
| tAH | Address hold time from CE# or WE# | 2 | - | ns | |
| tWP | WE# pulse width | 20 | - | ns | |
| tWPH | WE# HIGH time | 10 | - | ns | |
| tCPH | CE# HIGH time | 10 | - | ns | |
| tDS | Data setup to write end | 7 | - | ns | |
| tDH | Data hold to write end | 2 | - | ns | |
| tWHZ | Write to DQ high-Z output | - | 22.5 | ns | |
| tOEZ | OE# HIGH to DQ high-Z output | - | 22.5 | ns | |
| tOW | End of write to low-Z output | 0 | _ | ns | |


Note

6. All parameters guaranteed by design and validated through characterization.





ADMux Timing for Asynchronous Access



Note:

1. Multiple read cycles can be executed while keeping CE# low.

2. Read operation ends with either de-assertion of either OE# or CE#, whichever comes earlier.




Figure 15. ADMux Asynchronous Random Write

Note:

Multiple write cycles can be executed while keeping CE# low.
 Write operation ends with de-assertion of either WE# or CE#, whichever comes earlier.



Table 12. Asynchronous ADMux Timing Parameters^[7]

| Parameter | Description | Min | Мах | Units | Notes | | | |
|---|---|------|------|-------|---|--|--|--|
| ADMux Asynchronous READ Access Timing Parameters | | | | | | | | |
| tRC | Read cycle time (address valid to address valid) | 54.5 | _ | ns | This parameter is dependent on when the P-port processors deasserts OE# | | | |
| tACC | Address valid to data valid | - | 32 | ns | | | | |
| tCO | CE# assert to data valid | - | 34.5 | ns | | | | |
| tAVOE | ADV# deassert to OE# assert | 2 | - | ns | | | | |
| tOLZ | OE# assert to data LOW-Z | 0 | - | ns | | | | |
| tOE | OE# assert to data valid | - | 25 | ns | | | | |
| tHZ | Read cycle end to data HIGH-Z | - | 22.5 | ns | | | | |
| ADMux Asynchronous WRITE Access Timing Parameters | | | | | | | | |
| tWC | Write cycle time (address valid to address valid) | - | 52.5 | ns | | | | |
| tAW | Address valid to write end | 30 | - | ns | | | | |
| tCW | CE# assert to write end | 30 | I | ns | | | | |
| tAVWE | ADV# deassert to WE# assert | 2 | - | ns | | | | |
| tWP | WE# LOW pulse width | 20 | - | ns | | | | |
| tWPH | WE# HIGH pulse width | 10 | - | ns | | | | |
| tDS | Data valid setup to WE# deassert | 18 | - | ns | | | | |
| tDH | Data valid hold from WE# deassert | 2 | - | ns | | | | |
| ADMux Asynchronous Common READ/WRITE Access Timing Parameters | | | | | | | | |
| tAVS | Address valid setup to ADV# deassert | 5 | - | ns | | | | |
| tAVH | Address valid hold from ADV# deassert | 2 | - | ns | | | | |
| tVP | ADV# LOW pulse width | 7.5 | - | ns | | | | |
| tCPH | CE# HIGH pulse width | 10 | - | ns | | | | |
| tVPH | ADV# HIGH pulse width | 15 | - | ns | | | | |
| tCEAV | CE# assert to ADV# assert | 0 | - | ns | | | | |

 Note

 7. All parameters guaranteed by design and validated through characterization.



Synchronous ADMux Timing




Figure 16. Synchronous ADMux Interface – Read Cycle Timing

Note:

External P-Port processor and West Bridge Benicia operate on the same clock edge
 External processor sees RDY assert 2 cycles after OE # asserts andand sees RDY deassert a cycle after the data appears on the output
 Valid output data appears 2 cycle after OE # asserted. The data is held until OE # deasserts
 You cycle latency is shown for 0-100 MHz operation. Latency can be reduced by 1 cycle for operations at less than 50 MHz (this 1 cycle latency is not supported by bootloader)




Figure 17. Synchronous ADMux Interface – Write Cycle Timing

1) External P-Port processor and West Bridge Benicia operate on the same clock edge

External processor sees RDY assert 2 cycles after WE # asserts and deassert 3 cycles after the edge sampling the data.
 Two cycle latency is shown for 0-100 MHz operation. Latency can be reduced by 1 cycle at operations less than 50 MHz (this 1 cycle latency is not supported by bootloader)






Figure 18. Sync ADMux Interface - Burst Read Timing

Note:

1) External P-Port processor and West Bridge Benicia work operate on the same clock edge 2) External processor sees RDY assert 2 cycles after OE # asserts andand sees RDY deassert a cycle after the last burst data appears on the output

4) Valid output data appears 2 cycle after OE # asserted. The last burst data is held until OE # deasserts
 4) Burst size of 4 is shown. Transfer size for the operation must be a multiple of burst size. Burst size is usually power of 2. RDY will not deassert in the middle of the burst.

5) External processor cannot deassert OE in the middle of a burst. If it does so, any bytes remaining in the burst packet could get lost. 6) Two cycle latency is shown for 0-100 MHz operation. Latency can be reduced by 1 cycle at operations less than 50 MHz (this 1 cycle latency is not supported by bootloader)




Figure 19. Sync ADMux Interface - Burst Write Timing

Note:

External P-Port processor and West Bridge Benicia operate on the same clock edge
 External processor sees RDY assert 2 cycles after WE # asserts and deasserts 3 cycles after the edge sampling the last burst data.
 Transfer size for the operation must be a multiple of burst size is usually power of 2. RDY will not deassert in the middle of the burst. Burst size of 4 is shown
 External processor cannot deassert WE in the middle of a burst. If it does so, any bytes remaining in the burst packet could get lost.
 Two cycle latency is shown fo 0-100 MHz operation. Latency can be reduced by 1 cycle at operations less than 50 MHz (this 1 cycle latency is not supported by bootloader)




| Parameter | Description | Min | Мах | Unit |
|-----------|--------------------------------|-----|-----|------|
| FREQ | Interface clock frequency | - | 100 | MHz |
| tCLK | Clock period | 10 | - | ns |
| tCLKH | Clock HIGH time | 4 | - | ns |
| tCLKL | Clock LOW time | 4 | - | ns |
| tS | CE#/WE#/DQ setup time | 2 | - | ns |
| tH | CE#/WE#/DQ hold time | 0.5 | - | ns |
| tCH | Clock to data output hold time | 0 | - | ns |
| tDS | Data input setup time | 2 | - | ns |
| tDH | Clock to data input hold | 0.5 | - | ns |
| tAVDOE | ADV# HIGH to OE# LOW | 0 | - | ns |
| tAVDWE | ADV# HIGH to WE# LOW | 0 | - | ns |
| tHZ | CE# HIGH to Data HIGH-Z | - | 8 | ns |
| tOHZ | OE# HIGH to Data HIGH-Z | - | 8 | ns |
| tOLZ | OE# LOW to Data LOW-Z 0 – | | | |
| tKW | Clock to RDY valid | _ | 8 | ns |

Table 13. Synchronous ADMux Timing Parameters^[8]

Low Performance Peripherals Timing

I²C Timing

Figure 20. I²C Timing Definition



Note

8. All parameters guaranteed by design and validated through characterization.

Document Number: 001-45550 Rev. *J



Table 14. I²C Timing Parameters ^[9]

| Parameter | Description | Min | Max | Units | Notes |
|-----------|---|------------|----------|-------|-------|
| | I ² C Standard Mode Paramete | ers | | | |
| fSCL | SCL clock frequency | 0 | 100 | kHz | |
| tHD:STA | Hold time START condition | 4 | - | μs | |
| tLOW | LOW period of the SCL | 4.7 | - | μs | |
| tHIGH | HIGH period of the SCL | 4 | - | μs | |
| tSU:STA | Setup time for a repeated START condition | 4.7 | - | μs | |
| tHD:DAT | Data hold time | 0 | - | μs | |
| tSU:DAT | Data setup time | 250 | - | ns | |
| tr | Rise time of both SDA and SCL signals | - | 1000 | ns | |
| tf | Fall time of both SDA and SCL signals | - | 300 | ns | |
| tSU:STO | Setup time for STOP condition | 4 | - | μs | |
| tBUF | Bus free time between a STOP and START condition | 4.7 | _ | μs | |
| tVD:DAT | Data valid time | - | 3.45 | μs | |
| tVD:ACK | Data valid ACK | - | 3.45 | μs | |
| tSP | Pulse width of spikes that must be suppressed by input filter | - | - | | |
| | I ² C Fast Mode Parameters | • | • | | |
| fSCL | SCL clock frequency | 0 | 400 | kHz | |
| tHD:STA | Hold time START condition | 0.6 | - | μs | |
| tLOW | LOW period of the SCL | 1.3 | - | μs | |
| tHIGH | HIGH period of the SCL | 0.6 | - | μs | |
| tSU:STA | Setup time for a repeated START condition | 0.6 | - | μs | |
| tHD:DAT | Data hold time | 0 | - | μs | |
| tSU:DAT | Data setup time | 100 | - | ns | |
| tr | Rise time of both SDA and SCL signals | - | 300 | ns | |
| tf | Fall time of both SDA and SCL signals | - | 300 | ns | |
| tSU:STO | Setup time for STOP condition | 0.6 | - | μs | |
| tBUF | Bus free time between a STOP and START condition | 1.3 | - | μs | |
| tVD:DAT | Data valid time | - | 0.9 | μs | |
| tVD:ACK | Data valid ACK | - | 0.9 | μs | |
| tSP | Pulse width of spikes that must be suppressed by input filter | 0 | 50 | ns | |
| | I ² C Fast Mode Plus Parameters (Not supported | at I2CVDDC | = 1.2 V) | | |
| fSCL | SCL clock frequency | 0 | 1000 | kHz | |
| tHD:STA | Hold time START condition | 0.26 | - | μs | |
| tLOW | LOW period of the SCL | 0.5 | - | μs | |
| tHIGH | HIGH period of the SCL | 0.26 | - | μs | |
| tSU:STA | Setup time for a repeated START condition | 0.26 | - | μs | |
| tHD:DAT | Data hold time | 0 | - | μs | |
| tSU:DAT | Data setup time | 50 | - | ns | |
| tr | Rise time of both SDA and SCL signals | - | 120 | ns | |
| tf | Fall time of both SDA and SCL signals | - | 120 | ns | |
| tSU:STO | Setup time for STOP condition | 0.26 | - | μs | |
| tBUF | Bus free time between a STOP and START condition | 0.5 | - | μs | |
| tVD:DAT | Data valid time | - | 0.45 | μs | |
| tVD:ACK | Data valid ACK | - 1 | 0.55 | μs | |
| tSP | Pulse width of spikes that must be suppressed by input filter | 0 | 50 | ns | |

Note9. All parameters guaranteed by design and validated through characterization.



I²S Timing Diagram

Figure 21. I²S Transmit Cycle




Table 15. I²S Timing Parameters^[10]


| Parameter | Description | Min | Max | Units | | | |
|-----------------|--|----------|-----|-------|--|--|--|
| tΤ | I ² S transmitter clock cycle | Ttr | _ | ns | | | |
| tTL | I ² S transmitter cycle LOW period | 0.35 Ttr | _ | ns | | | |
| tTH | I ² S transmitter cycle HIGH period 0.35 Ttr – | | | | | | |
| tTR | I ² S transmitter rise time – 0.15 | | | | | | |
| tTF | I ² S transmitter fall time – 0.15 Ttr | | | | | | |
| tThd | I ² S transmitter data hold time 0 – ns | | | | | | |
| tTd | I ² S transmitter delay time – 0.8 tT ns | | | | | | |
| Note tT is sele | Note tT is selectable through clock gears. Max Ttr is designed for 96-kHz codec at 32 bits to be 326 ns (3.072 MHz). | | | | | | |

Note

10. All parameters guaranteed by design and validated through characterization.



SPI Timing Specification



SPI Master Timing for CPHA = 0








Table 16. SPI Timing Parameters^[11]

| Parameter | Description | Min | Max | Units |
|-----------|-------------------------------------|-----------------------------|------------------------------|-------|
| fop | Operating frequency | 0 | 33 | MHz |
| tsck | Cycle time | 30 | - | ns |
| twsck | Clock HIGH/LOW time | 13.5 | - | ns |
| tlead | SSN-SCK lead time | 1/2 tsck ^[12] –5 | 1.5 tsck ^[12] + 5 | ns |
| tlag | Enable lag time | 0.5 | 1.5 tsck ^[12] +5 | ns |
| trf | Rise/fall time | - | 8 | ns |
| tsdd | Output SSN to valid data delay time | _ | 5 | ns |
| tdv | Output data valid time | - | 5 | ns |
| tdi | Output data invalid | 0 | _ | ns |
| tssnh | Minimum SSN HIGH time | 10 | _ | ns |
| tsdi | Data setup time input | 8 | _ | ns |
| thoi | Data hold time input | 0 | _ | ns |
| tdis | Disable data output on SSN HIGH | 0 | _ | ns |

Reset Sequence

The hard reset sequence requirements for West Bridge Bay are specified in the following table.


Table 17. Reset and Standby Timing Parameters

| Parameter | Description | Conditions | Min | Max | Units |
|-----------|--|---------------|-----|-----|-------|
| tRPW | Minimum RESET# pulse width | Clock input | 1 | - | ms |
| | | Crystal input | 1 | - | ms |
| tRH | Minimum HIGH on RESET# | | 5 | - | ms |
| tRR | Reset recovery time (after which boot loader begins | Clock input | 1 | - | ms |
| | firmware download) | Crystal input | 5 | | ms |
| tSBY | Time to enter standby/suspend (from the time MAIN_CLOCK_EN/ MAIN_POWER_EN bit is set) | | - | 1 | ms |
| tWU | Time to wakeup from standby | Clock input | 1 | - | ms |
| | | Crystal input | 5 | - | ms |
| tWH | Minimum time before standby/suspend source is reasserted | | 5 | _ | ms |

Notes 11. All parameters guaranteed by design and validated through characterization. 12. Depends on LAG and LEAD setting in SPI_CONFIG register.







Document Number: 001-45550 Rev. *J



Package Diagram




Figure 24. 131-ball Benicia WLCSP (5.099 × 4.695 × 0.60 mm) Package Outline, 001-62221

001-62221 *C






Figure 25. 121-Ball FBGA 10 × 10 × 1.2 Diagram

Note Underfill is required on the board design. Contact Cypress Applications for details.




Ordering Information

Table 18. Ordering Information

| Ordering Code | Package Type | USB2.0 Integrated Switch |
|------------------|----------------|--------------------------|
| CYWB0163BB-FBXIT | 131-ball WLCSP | Yes |
| CYWB0164BB-BZXI | 121-ball BGA | No |

Ordering Code Definitions





Acronyms

| Acronym | Description | | | |
|---------|--------------------------------|--|--|--|
| ACA | Accessory Charger Adaptor | | | |
| ADP | Attach Detection Protocol | | | |
| DMA | Direct Memory Access | | | |
| HID | Human Interface Device | | | |
| HNP | Host Negotiation Protocol | | | |
| MMC | Multimedia Card | | | |
| MSC | Mass Storage Class | | | |
| MTP | Media Transfer Protocol | | | |
| OTG | On-The-Go | | | |
| OVP | Overvoltage Protection | | | |
| PLL | Phase Locked Loop | | | |
| SCL | Serial Clock | | | |
| SD | Secure Digital | | | |
| SDA | Serial Data | | | |
| SDIO | Secure Digital Input / Output | | | |
| SLC | Single-Level Cell | | | |
| SPI | Serial Peripheral Interface | | | |
| SRP | Session Request Protocol | | | |
| USB | Universal Serial Bus | | | |
| WP | Write Protection | | | |
| WLCSP | Wafer Level Chip Scale Package | | | |

Document Conventions

Units of Measure

| Symbol | Unit of Measure | | | |
|--------|----------------------|--|--|--|
| °C | degree Celsius | | | |
| μA | microampere | | | |
| μs | microsecond | | | |
| KHz | kilohertz | | | |
| mA | milliampere | | | |
| Mbps | megabits per second | | | |
| MBps | megabytes per second | | | |
| MHz | megahertz | | | |
| ms | millisecond | | | |
| ns | nanosecond | | | |
| Ω | ohm | | | |
| pF | picofarad | | | |
| V | volt | | | |



Errata

This section describes the errata for West Bridge Bay and Benicia, CYWB0163BB-FBXI and CYWB0263BB-FBXI. Details include errata trigger conditions, scope of impact, available workaround, and silicon revision applicability.

Contact your local Cypress Sales Representative if you have questions.

Part Numbers Affected

| Part Number | |
|-----------------|--|
| CYWB0163BB-FBXI | |
| CYWB0263BB-FBXI | |

Bay and Benicia, USB and Mass Storage Peripheral Controller Qualification Status

Product Status: Sampling

Bay and Benicia, USB and Mass Storage Peripheral Controller Errata Summary

This table defines the errata applicable to Bay and Benicia, USB and Mass Storage Peripheral Controller family devices.

Note: Errata items in the table below are hyperlinked. Click on any item entry to jump to its description.

| Items | Part Number | Silicon Revision | Fix Status | |
|---------------------------|------------------------------------|------------------|--|--|
| 1. USB Boot Is Not Stable | CYWB0163BB-FBXI CYWB0263BB-FBXI | ES | Workaround provided. Fix in Production Silicon. | |
| 2. P-Port Clock Stop | CYWB0163BB-FBXI CYWB0263BB-FBXI | ES | 1. Workaround provided. | |

1. USB Boot Is Not Stable

Problem Definition

Bay and Benicia may not enumerate with the USB host (for example: PC) and fail to boot from the USB port if after reset the PMODE pins are selected or configured to boot from USB.

Parameters Affected

NA

■ Trigger Condition(S)

This condition is triggered when PMODE pins is configured to boot from the USB port.

Scope of Impact

Fail to boot from USB Port.

Workaround

Select alternate boot option like I2C and P-Port etc. boot

Fix Status

Fix in production silicon



2. P-Port Clock Stop

Problem Definition

Bay and Benicia require a free running clock on the P-Port in synchronous mode. In cases where free running clocks are not available P-Port DMA transfers will not work.

Parameters Affected

NA

■ Trigger Condition(S)

This condition is triggered when P-Port is configured to synchronous interface (for example synchronous ADMux interface).

Scope of Impact

In cases where free running clocks are not available P-Port DMA transfers will not work.

Workaround

Provide a free running clock or provide at least 150 clock edges before the clock stops.

Fix Status

No fix. Workaround is required.





Document History Page

| Document | Number: 00 | B0163BB/C)1-45550 | YVBU164BB, V | Vest Bridge [®] Bay™ USB and Mass Storage Controller |
|----------|------------|-----------------------|--------------------|---|
| Revision | ECN | Orig. of Change | Submission Date | Description of Change |
| ** | 2669072 | VSO / PYRS | 03/05/09 | New data sheet |
| *A | 2754304 | VSO | 08/21/09 | Updated the part number (in title). The whole Features section has been updated. The whole Applications section has been updated. Updated the block diagram. The Functional Overview section has been updated. The Processor Interface section and sub-sections have been updated. Added Boot Options section. Added a section of Power. Added a section of Pin Description. Added Table 1. Pin List. |
| *В | 2823531 | OSG | 12/08/09 | Added data sheet to the USB 3.0 EROS spec 001-51884. No technical updates. |
| *C | 3080927 | OSG | 11/08/2010 | Changed status from Advance to Preliminary Changed part number from CYWB0101BB to CYWB0163BB Added the following sections: Power, Configuration Options, Digital I/Os, EMI, System-level ESD, Absolute Maximum Ratings, AC Timing Parameters, Reserved Sequence Added DC Specifications table Updated Pin List Updated block diagram |
| *D | 3204393 | OSG | 03/24/2011 | Changed Async SRAM tOE parameter Changed Async SRAM tRC parameter Changed Async ADMux tOE parameter Changed Async ADMux tRC parameter Changed Async ADMux tACC parameter Changed Async ADMux tCO parameter Changed Async SRAM max interface throughput Updated dimensions of WLCSP package Updated Pin List Added description for Clock Stop Enable feature for Sync ADMux interface. |
| *E | 3217917 | OSG | 04/06/2011 | Changed value of R_USB2 Updated Async SRAM A0 Controlled Read timing diagram Removed Sync ADMux Clock Stop support Updated Sync ADMux interconnect diagram. |
| *F | 3369042 | OSG | 12/06/2011 | Updated tRR and tRPW for crystal input Removed tWZ parameter from Sync ADMux timing Updated SPI timing diagram Updated I2S Timing diagram and tTd parameter Added Note in the Package Diagram section. Corrected ADV# pin mapping in the Pin List Updated Absolute Maximum Ratings In Power Modes description, stated that PVDDQ cannot be turned off at any time if the P-port is used in the application. Added clarification regarding VCC in DC Specifications table Updated I2C interface tVD:ACK parameter for 1 MHz operation Changed datasheet status from Preliminary to Final. |
| *G | 3649782 | OSG | 08/16/2012 | Added note about the I ² C controller support for clock stretching. Updated Clocking and Hard Reset sections. Modified V _{BUS} min value. Updated Rise/fall time max value. |



Document History Page (continued)

| | Document Title: CYWB0163BB/CYWB0164BB, West Bridge [®] Bay™ USB and Mass Storage Controller Document Number: 001-45550 | | | | | |
|----------|--|--------------------|--------------------|---|--|--|
| Revision | ECN | Orig. of Change | Submission Date | Description of Change | | |
| *H | 3848148 | OSG | 12/20/2012 | Added BGA Pin List and package diagram. Added BGA ball map. Updated ordering information and ordering code diagram. | | |
| * | 4016006 | OSG | 05/31/2013 | No content update. | | |
| *J | 4354719 | DBIR | 04/21/2014 | Updated Package Diagram: spec 001-62221 – Changed revision from *B to *C. Added Errata. | | |
| | | | | Updated in new template. | | |



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

| Products | |
|--------------------------|---------------------------|
| Automotive | cypress.com/go/automotive |
| Clocks & Buffers | cypress.com/go/clocks |
| Interface | cypress.com/go/interface |
| Lighting & Power Control | cypress.com/go/powerpsoc |
| | cypress.com/go/plc |
| Memory | cypress.com/go/memory |
| PSoC | cypress.com/go/psoc |
| Touch Sensing | cypress.com/go/touch |
| USB Controllers | cypress.com/go/USB |
| Wireless/RF | cypress.com/go/wireless |

PSoC[®] Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Community | Forums | Blogs | Video | Training

Technical Support cypress.com/go/support

© Cypress Semiconductor Corporation, 2009-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-45550 Rev. *J

Revised April 21, 2014

Page 52 of 52

West Bridge® and SLIM® are registered trademarks of Cypress Semiconductor Corp. All products and company names mentioned in this document may be the trademarks of their respective holders.