CY7C4225V/4215V CY7C4235V/4245V

## Features

- 3.3V operation for low power consumption and easy integration into low-voltage systems
■ High-speed, low-power, first-in first-out (FIFO) memories
- $512 \times 18$ (CY7C4215V)

口 $1 \mathrm{~K} \times 18$ (CY7C4225V)
口 $2 \mathrm{~K} \times 18$ (CY7C4235V)

- 4K x 18 (CY7C4245V)

■ $0.65 \mu \mathrm{CMOS}$
■ High-speed $67-\mathrm{MHz}$ operation (15-ns read/write cycle times)
■ Low power
$\square \mathrm{I}_{\mathrm{CC}}=30 \mathrm{~mA}$

- 5 V tolerant inputs $\left(\mathrm{V}_{\mathrm{IH}}\right.$ MAX $\left.=5 \mathrm{~V}\right)$

■ Fully asynchronous and simultaneous read and write operation
■ Empty, Full, Half Full, and programmable Almost Empty and Almost Full status flags
■ TTL-compatible

- Retransmit function

■ Output Enable ( $\overline{\mathrm{OE}})$ pin
■ Independent read and write enable pins
■ Supports free-running $50 \%$ duty cycle clock inputs
■ Width-Expansion Capability

- Depth-Expansion Capability

■64-pin $14 \times 14$ TQFP and 64-pin $10 \times 10$ STQFP
■ Pb-Free packages available

## Functional Description

The CY7C42X5V are high-speed, low-power, first-in first-out (FIFO) memories with clocked read and write interfaces. All are 18 bits wide. The CY7C42X5V can be cascaded to increase FIFO depth. Programmable features include Almost Full/Almost Empty flags. These FIFOs provide solutions for a wide variety of data buffering needs, including high-speed data acquisition, multiprocessor interfaces, and communications buffering.
These FIFOs have 18 -bit input and output ports that are controlled by separate clock and enable signals. The input port is controlled by a Free-Running Clock (WCLK) and a Write Enable pin (WEN).
When $\overline{\mathrm{WEN}}$ is asserted, data is written into the FIFO on the rising edge of the WCLK signal. While WEN is held active, data is continually written into the FIFO on each cycle. The output port is controlled in a similar manner by a Free-Running Read Clock (RCLK) and a Read Enable pin ( REN ). In addition, the CY7C42X5V have an Output Enable pin (OE). The read and write clocks may be tied together for single-clock operation or the two clocks may be run independently for asynchronous read/write applications. Clock frequencies up to 66 MHz are achievable.

Retransmit and Synchronous Almost Full/Almost Empty flag features are available on these devices.
Depth expansion is possible using the Cascade Input ( $\overline{\mathrm{WXI}}$, RXI), Cascade Output (WXO, RXO), and First Load (FL) pins. The WXO and RXO pins are connected to the WXI and RXI pins of the next device, and the $\overline{W X O}$ and RXO pins of the last device should be connected to the WXI and RXI pins of the first device. The $\overline{F L}$ pin of the first device is tied to $V_{S S}$ and the $\overline{F L}$ pin of all the remaining devices should be tied to $\mathrm{V}_{\mathrm{CC}}$.
The CY7C42X5V provides five status pins. These pins are decoded to determine one of five states: Empty, Almost Empty, Half Full, Almost Full, and Full (see Table 2). The Half Full flag shares the $\overline{\mathrm{WXO}}$ pin. This flag is valid in the stand-alone and width-expansion configurations. In the depth expansion, this pin provides the expansion out ( $\overline{\mathrm{WXO}}$ ) information that is used to signal the next FIFO when it will be activated.
The Empty and Full flags are synchronous, i.e., they change state relative to either the Read Clock (RCLK) or the write clock (WCLK). When entering or exiting the Empty states, the flag is updated exclusively by the RCLK. The flag denoting Full states is updated exclusively by WCLK. The synchronous flag architecture guarantees that the flags will remain valid from one clock cycle to the next. As mentioned previously, the Almost Empty/Almost Full flags become synchronous if the $\mathrm{V}_{\mathrm{CC}} /$ SMODE is tied to $\mathrm{V}_{\mathrm{SS}}$. All configurations are fabricated using an advanced $0.65 \mu \mathrm{P}$-Well CMOS technology. Input ESD protection is greater than 2001 V , and latch-up is prevented by the use of guard rings.

CY7C4225V/4215V
CY7C4235V/4245V

## Logic Block Diagram



CY7C4225V/4215V
CY7C4235V/4245V

## Contents

Features ..... 1
Functional Description ..... 1
Logic Block Diagram ..... 2
Contents ..... 3
Pin Configuration ..... 4
Selection Guide ..... 4
Pin Definitions ..... 5
Architecture ..... 6
Resetting the FIFO ..... 6
FIFO Operation ..... 6
Programming ..... 6
Flag Operation ..... 7
Full Flag ..... 7
Empty Flag ..... 7
Programmable Almost Empty/Almost Full Flag ..... 7
Retransmit ..... 7
Width Expansion Configuration ..... 8
Depth Expansion Configuration (with Programmable Flags) ..... 8
Maximum Ratings ..... 10
Operating Range ..... 10
Electrical Characteristics
Over the Operating Range ..... 10
Capacitance ..... 10
Switching Characteristics
Over the Operating Range ..... 11
Switching Waveforms ..... 12
Ordering Information ..... 20
$512 \times 18$ Low-Voltage Synchronous FIFO ..... 20
1K x 18 Low-Voltage Synchronous FIFO ..... 20
2K x 18 Low-Voltage Synchronous FIFO ..... 20
4K x 18 Low-Voltage Synchronous FIFO ..... 20
Package Diagrams ..... 21
Document History Page ..... 23
Sales, Solutions, and Legal Information ..... 23
Worldwide Sales and Design Support ..... 23
Products ..... 23
PSoC Solutions ..... 23

## Pin Configuration

Figure 1. 64-Pin STQFP/TQFP


## Selection Guide

| Description | CY7C42X5V-15 | CY7C42X5V-25 | CY7C42X5V-35 | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Maximum Frequency | 66.7 | 40 | 28.6 | MHz |
| Maximum Access Time | 11 | 15 | 20 | ns |
| Minimum Cycle Time | 15 | 25 | 35 | ns |
| Minimum Data or Enable Set-up | 4 | 6 | 7 | ns |
| Minimum Data or Enable Hold | 1 | 1 | 2 | ns |
| Maximum Flag Delay | 11 | 15 | 20 | ns |
| Operating Current | 30 | 30 | 30 | mA |


|  | CY7C4215V | CY7C4225V | CY7C4235V | CY7C4245V |
| :---: | :---: | :---: | :---: | :---: |
| Density | $512 \times 18$ | $1 \mathrm{~K} \times 18$ | 2K $\times 18$ | $4 \mathrm{~K} \times 18$ |
| Packages | $\begin{gathered} \text { 64-pin } 14 \times 14 \\ \text { TQFP } \\ 64 \text {-pin 10x10 } \\ \text { STQFP } \end{gathered}$ | $\begin{gathered} \text { 64-pin } 14 \times 14 \\ \text { TQFP } \\ 64 \text {-pin } 10 \times 10 \\ \text { STQFP } \end{gathered}$ | $\begin{gathered} \text { 64-pin } 14 \times 14 \text { TQFP } \\ \text { 64-pin 10x10 } \\ \text { STQFP } \end{gathered}$ | $\begin{gathered} \text { 64-pin } 14 \times 14 \text { TQFP } \\ 64 \text {-pin } 10 \times 10 \\ \text { STQFP } \end{gathered}$ |

## Pin Definitions

| Signal Name | Description | I/O | Function |
| :---: | :---: | :---: | :---: |
| $\mathrm{D}_{0-17}$ | Data Inputs | 1 | Data inputs for an 18-bit bus. |
| $\mathrm{Q}_{0-17}$ | Data Outputs | $\bigcirc$ | Data outputs for an 18-bit bus. |
| WEN | Write Enable | 1 | Enables the WCLK input. |
| $\overline{\text { REN }}$ | Read Enable | 1 | Enables the RCLK input. |
| WCLK | Write Clock | 1 | The rising edge clocks data into the FIFO when $\overline{\text { WEN }}$ is LOW and the FIFO is not Full. When $\overline{L D}$ is asserted, WCLK writes data into the programmable flag-offset register. |
| RCLK | Read Clock | 1 | The rising edge clocks data out of the FIFO when $\overline{\text { REN }}$ is LOW and the FIFO is not Empty. When LD is asserted, RCLK reads data out of the programmable flag-offset register. |
| $\overline{\mathrm{WXO}} / \overline{\mathrm{HF}}$ | Write Expansion Out/Half Full Flag | $\bigcirc$ | Dual-Mode Pin. Single device or width expansion - Half Full status flag. Cascaded Write Expansion Out signal, connected to WXI of next device. |
| EF | Empty Flag | $\bigcirc$ | When $\overline{\mathrm{EF}}$ is LOW, the FIFO is empty. $\overline{\mathrm{EF}}$ is synchronized to RCLK. |
| $\overline{\text { FF }}$ | Full Flag | $\bigcirc$ | When $\overline{\overline{F F}}$ is LOW, the FIFO is full. $\overline{\mathrm{FF}}$ is synchronized to WCLK. |
| $\overline{\text { PAE }}$ | Programmable Almost Empty | $\bigcirc$ | When $\overline{\text { PAE }}$ is LOW, the FIFO is almost empty based on the almost empty offset value programmed into the FIFO. PAE is asynchronous when $\mathrm{V}_{\mathrm{CC}} /$ SMODE is tied to $\mathrm{V}_{\mathrm{CC}}$; it is synchronized to RCLK when $\mathrm{V}_{\mathrm{CC}} / /$ SMODE is tied to $\mathrm{V}_{\mathrm{ss}}$. |
| $\overline{\text { PAF }}$ | Programmable Almost Full | $\bigcirc$ | When $\overline{\text { PAF }}$ is LOW, the FIFO is almost full based on the almost full offset value programmed into the FIFO. PAF is asynchronous when $V_{C C} / \overline{\text { SMODE }}$ is tied to $\mathrm{V}_{\mathrm{CC}}$; it is synchronized to WCLK when $\mathrm{V}_{\mathrm{CC}} /$ SMODE is tied to $\mathrm{V}_{\mathrm{SS}}$. |
| $\overline{\text { LD }}$ | Load | 1 | When $\overline{L D}$ is LOW, $D_{0-17}\left(\mathrm{O}_{0-17}\right)$ are written (read) into (from) the program-mable-flag-offset register. |
| FL/RT | First Load/ Retransmit | 1 | Dual-Mode Pin. Cascaded - The first device in the daisy chain will have $\overline{\mathrm{FL}}$ tied to $\mathrm{V}_{\mathrm{SS}}$; all other devices will have FL tied to $\mathrm{V}_{\mathrm{cc}}$. In standard mode of width expansion, $\overline{\mathrm{FL}}$ is tied to $\mathrm{V}_{\mathrm{SS}}$ on all devices. Not Cascaded - Tied to $\mathrm{V}_{\mathrm{SS}}$. Retransmit function is also available in standalone mode by strobing RT. |
| $\overline{\mathrm{wx}}$ | Write Expansion Input | 1 | Cascaded - Connected to $\overline{\mathrm{WXO}}$ of previous device. Not Cascaded - Tied to $\mathrm{V}_{\text {SS }}$. |
| $\overline{\mathrm{RXI}}$ | Read Expansion Input | 1 | Cascaded - Connected to $\overline{\mathrm{RXO}}$ of previous device. Not Cascaded - Tied to $\mathrm{V}_{\text {SS }}$. |
| $\overline{\mathrm{RXO}}$ | Read Expansion Output | $\bigcirc$ | Cascaded - Connected to $\overline{\mathrm{RXI}}$ of next device. |
| $\overline{\mathrm{RS}}$ | Reset | 1 | Resets device to empty condition. A reset is required before an initial read or write operation after power-up. |
| $\overline{\mathrm{OE}}$ | Output Enable | 1 | When $\overline{\mathrm{OE}}$ is LOW, the FIFO's data outputs drive the bus to which they are connected. If OE is HIGH, the FIFO's outputs are in High Z (high-impedance) state. |
| $\mathrm{V}_{\text {cc }} / \overline{\text { SMODE }}$ | Synchronous <br> Almost Empty/ <br> Almost Full Flags | 1 | Dual-Mode Pin. Asynchronous Almost Empty/Almost Full flags - tied to $\mathrm{V}_{\mathrm{Cc}}$. Synchronous Almost Empty/Almost Full flags - tied to $\mathrm{V}_{\text {SS }}$. (Almost Empty synchronized to RCLK, Almost Full synchronized to WCLK.) |

## Architecture

The CY7C42X5V consists of an array of 64 to 4 K words of 18 bits each (implemented by a dual-port array of SRAM cells), a read pointer, a write pointer, control signals (RCLK, WCLK, REN, $\overline{W E N}, \overline{R S}$ ), and flags ( $\overline{\mathrm{EF}}, \overline{\mathrm{PAE}}, \overline{\mathrm{HF}}, \overline{\mathrm{PAF}}, \overline{\mathrm{FF}}$ ). The CY7C42X5V also includes the control signals WXI, RXI, WXO, RXO for depth expansion.

## Resetting the FIFO

Upon power-up, the FIFO must be reset with a Reset ( $\overline{\mathrm{RS}})$ cycle. This causes the FIFO to enter the Empty condition signified by EF being LOW. All data outputs go LOW after the falling edge of $\overline{R S}$ only if $\overline{O E}$ is asserted. In order for the FIFO to reset to its default state, a falling edge must occur on $\overline{\mathrm{RS}}$ and the user must not read or write while $\overline{R S}$ is LOW.

## FIFO Operation

When the $\overline{W E N}$ signal is active (LOW), data present on the $D_{0-17}$ pins is written into the FIFO on each rising edge of the WCLK signal. Similarly, when the REN signal is active LOW, data in the FIFO memory will be presented on the $Q_{0-17}$ outputs. New data will be presented on each rising edge of RCLK while REN is active LOW and $\overline{O E}$ is LOW. REN must set up $t_{\text {ENS }}$ before RCLK for it to be a valid read function. $\bar{W} E N$ must occur $t_{\text {ENS }}$ before WCLK for it to be a valid write function.
An Output Enable ( $\overline{\mathrm{OE}}$ ) pin is provided to three-state the $\mathrm{Q}_{0-17}$ outputs when OE is deasserted. When OE is enabled (LOW), data in the output register will be available to the $Q_{0-17}$ outputs after $t_{\mathrm{OE}}$. If devices are cascaded, the $\overline{\mathrm{OE}}$ function will only output data on the FIFO that is read enabled.
The FIFO contains overflow circuitry to disallow additional writes when the FIFO is full, and underflow circuitry to disallow additional reads when the FIFO is empty. An empty FIFO maintains the data of the last valid read on its $Q_{0-17}$ outputs even after additional reads occur.

## Programming

The CY7C42X5V devices contain two 12-bit offset registers. Data present on $D_{0-11}$ during a program write will determine the distance from Empty (Full) that the Almost Empty (Almost Full) flags become active. If the user elects not to program the FIFO's flags, the default offset values are used (see Table 2). When the Load $\overline{\text { LD }}$ pin is set LOW and $\overline{W E N}$ is set LOW, data on the inputs $D_{0-11}$ is written into the Empty offset register on the first LOW-to-HIGH transition of the write clock (WCLK). When the LD pin and WEN are held LOW then data is written into the Full offset register on the second LOW-to-HIGH transition of the Write Clock (WCLK). The third transition of the Write Clock (WCLK) again writes to the Empty offset register (see Table 1). Writing all offset registers does not have to occur at one time. One or two offset registers can be written and then, by bringing the LD pin HIGH, the FIFO is returned to normal read/write operation. When the $\overline{\mathrm{LD}}$ pin is set LOW, and $\overline{\mathrm{WEN}}$ is LOW, the next offset register in sequence is written.
The contents of the offset registers can be read on the output lines when the $\overline{\mathrm{LD}}$ pin is set LOW and $\overline{\mathrm{REN}}$ is set LOW; then, data can be read on the LOW-to-HIGH transition of the Read Clock (RCLK).
Table 1. Write Offset Register

| $\overline{\text { LD }}$ | $\overline{\text { WEN }}$ | WCLK $^{[1]}$ | Selection |
| :---: | :---: | :---: | :--- |
| 0 | 0 |  | Writing to offset registers: <br> Empty Offset <br> Full Offset |
| 0 | 1 |  | No Operation |
| 1 | 0 |  | Write Into FIFO |
| 1 | 1 |  |  |

[^0]
## Flag Operation

The CY7C42X5V devices provide five flag pins to indicate the condition of the FIFO contents. Empty and Full are synchronous. $\overline{\mathrm{PAE}}$ and $\overline{\mathrm{PAF}}$ are synchronous if $\mathrm{V}_{\mathrm{CC}} / \overline{\mathrm{SMODE}}$ is tied to $\mathrm{V}_{\mathrm{SS}}$.

## Full Flag

The Full Flag ( $\overline{\mathrm{FF}}$ ) will go LOW when device is Full. Write operations are inhibited whenever $\overline{F F}$ is LOW regardless of the state of $\overline{\mathrm{WEN}} . \overline{\mathrm{FF}}$ is synchronized to WCLK, i.e., it is exclusively updated by each rising edge of WCLK.

## Empty Flag

The Empty Flag ( $\overline{\mathrm{EF}}$ ) will go LOW when the device is empty. Read operations are inhibited whenever $\overline{E F}$ is LOW, regardless of the state of $\overline{R E N}$. $\overline{E F}$ is synchronized to RCLK, i.e., it is exclusively updated by each rising edge of RCLK.

## Programmable Almost Empty/Almost Full Flag

The CY7C42X5V features programmable Almost Empty and Almost Full Flags. Each flag can be programmed (described in the Programming section) a specific distance from the corresponding boundary flags (Empty or Full). When the FIFO contains the number of words or fewer for which the flags have been programmed, the PAF or PAE will be asserted, signifying
that the FIFO is either Almost Full or Almost Empty. See Table 2 for a description of programmable flags.
When the $\overline{\text { SMODE }}$ pin is tied LOW, the $\overline{\text { PAF }}$ flag signal transition is caused by the rising edge of the write clock and the PAE flag transition is caused by the rising edge of the read clock.

## Retransmit

The retransmit feature is beneficial when transferring packets of data. It enables the receipt of data to be acknowledged by the receiver and retransmitted if necessary.
The Retransmit (RT) input is active in the standalone and width expansion modes. The retransmit feature is intended for use when a number of writes equal to or less than the depth of the FIFO have occurred since the last $\overline{\mathrm{RS}}$ cycle. A HIGH pulse on RT resets the internal read pointer to the first physical location of the FIFO. WCLK and RCLK may be free running but must be disabled during and tRTR after the retransmit pulse. With every valid read cycle after retransmit, previously accessed data is read and the read pointer is incremented until it is equal to the write pointer. Flags are governed by the relative locations of the read and write pointers and are updated during a retransmit cycle. Data written to the FIFO after activation of RT are transmitted also.
The full depth of the FIFO can be repeatedly retransmitted.

Table 2. Flag Truth Table

| Number of Words in <br> FIFO | $\overline{\text { FF }}$ | $\overline{\text { PAF }}$ | $\overline{\mathrm{HF}}$ | $\overline{\text { PAE }}$ | $\overline{\mathbf{E F}}$ |
| :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{7 C 4 2 1 5 V - 5 1 2 \times 1 8}$ |  | H | H | L | L |
| 0 |  | H | H | L | H |
| 1 to $\mathrm{n}^{[2]}$ |  | H | H | H | H |
| $(\mathrm{n}+1)$ to 256 | H | H | L | H | H |
| 257 to $(512-(\mathrm{m}+1))$ | H | L | L | H | H |
| $(512-\mathrm{m})^{[3]}$ to 511 | L | L | L | H | H |
| 512 |  |  |  |  |  |


| Number of Words in FIFO |  |  | $\overline{\mathrm{FF}}$ | $\overline{\text { PAF }}$ | $\overline{H F}$ | $\overline{\text { PAE }}$ | $\overline{\mathrm{EF}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7C4225V-1K $\times 18$ | 7C4235V - $2 \mathrm{~K} \times 18$ | 7C4245V - 4K x 18 |  |  |  |  |  |
| 0 | 0 | 0 | H | H | H | L | L |
| 1 to $\mathrm{n}^{[2]}$ | 1 to $\mathrm{n}^{[2]}$ | 1 to $\mathrm{n}^{[2]}$ | H | H | H | L | H |
| ( $\mathrm{n}+1$ ) to 512 | ( $\mathrm{n}+1$ ) to 1024 | ( $\mathrm{n}+1$ ) to 2048 | H | H | H | H | H |
| 513 to (1024-(m+1)) | 1025 to (2048-(m+1)) | 2049 to (4096-(m+1)) | H | H | L | H | H |
| $(1024-\mathrm{m})^{[3]}$ to 1023 | $(2048-\mathrm{m})^{[3]}$ to 2047 | $(4096-\mathrm{m})^{[3]}$ to 4095 | H | L | L | H | H |
| 1024 | 2048 | 4096 | L | L | L | H | H |

[^1]
## Width Expansion Configuration

The CY7C42X5V can be expanded in width to provide word widths greater than 18 in increments of 18 . During width expansion mode all control line inputs are common and all flags are available. Empty (Full) flags should be created by ANDing the Empty (Full) flags of every FIFO. This technique will avoid ready data from the FIFO that is "staggered" by one clock cycle due to the variations in skew between RCLK and WCLK. Figure demonstrates a 36 -word width by using two CY7C42X5V.

Figure 2. Block Diagram of Low-Voltage Synchronous FIFO Memories Used in a Width Expansion Configuration


## Depth Expansion Configuration (with Programmable Flags)

The CY7C42X5V can easily be adapted to applications requiring more than 64/256/512/1024/2048/4096 words of buffering. Figure shows Depth Expansion using three CY7C42X5Vs. Maximum depth is limited only by signal loading. Follow these steps:

1. The first device must be designated by grounding the First Load ( $\overline{\mathrm{FL}}$ ) control input.
2. All other devices must have $\overline{\mathrm{FL}}$ in the HIGH state.
3. The Write Expansion Out $(\overline{\mathrm{WXO}})$ pin of each device must be tied to the Write Expansion $\ln (\overline{\mathrm{WXI}})$ pin of the next device.
4. The Read Expansion Out ( $\overline{\mathrm{RXO})}$ pin of each device must be tied to the Read Expansion In $(\overline{\mathrm{RXI}})$ pin of the next device.
5. All Load ( $\overline{\mathrm{LD}}$ ) pins are tied together.
6. The Half-Full Flag $(\overline{\mathrm{HF}})$ is not available in the Depth Expansion Configuration.
7. $\overline{\mathrm{EF}}, \overline{\mathrm{FF}}, \overline{\mathrm{PAE}}$, and $\overline{\mathrm{PAF}}$ are created with composite flags by ORing together these respective flags for monitoring. The composite $\overline{\mathrm{PAE}}$ and $\overline{\mathrm{PAF}}$ flags are not precise.

CY7C4225V/4215V
CY7C4235V/4245V

Figure 3. Block Diagram of Low-Voltage Synchronous FIFO Memory with Programmable Flags used in Depth Expansion Configuration


## Maximum Ratings ${ }^{[4]}$

(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied. $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

Supply Voltage to Ground Potential .-0.5 V to +5.0 V
DC Voltage Applied to Outputs in High-Z State $\qquad$ -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$

| DC Input Voltag | . 5 V to +5 V |
| :---: | :---: |
| Output Current into Outputs (LOW) | ....... 20 mA |
| Static Discharge Voltage (per MIL-STD-883, Method 3015) | ..... >2001V |
| Latch-up Current. | ... >200 mA |

Operating Range

| Range | Ambient Temperature | $\mathbf{V}_{\text {CC }}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $3.3 \mathrm{~V} \pm 300 \mathrm{mV}$ |

Electrical Characteristics Over the Operating Range

| Parameter | Description | Test Conditions |  | 7C42X5V-15 |  | 7C42X5V-25 |  | 7C42X5V-35 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max | Min | Max |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Min., } \\ & \mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~m} \end{aligned}$ |  | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \\ & \mathrm{l}_{\mathrm{OL}}=8.0 \mathrm{~mA} \end{aligned}$ |  |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | $\begin{aligned} & \text { Low }=2.0 \mathrm{~V} \\ & \text { High }=\mathrm{V}_{\mathrm{CC}}+1 \end{aligned}$ |  | 2.0 | 5.0 | 2.0 | 5.0 | 2.0 | 5.0 | V |
| $\mathrm{V}_{\mathrm{IL}}{ }^{[5]}$ | Input LOW Voltage | $\begin{aligned} & \text { Low }=-3.0 \mathrm{~V} \\ & \text { High }=0.8 \mathrm{~V} \end{aligned}$ |  | -0.5 | 0.8 | -0.5 | 0.8 | -0.5 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IX}}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=$ Max. |  | -10 | 10 | -10 | 10 | -10 | 10 | $\mu \mathrm{A}$ |
| $\begin{array}{\|l} \mathrm{I}_{\mathrm{OZL}} \\ \mathrm{I}_{\mathrm{OZH}} \end{array}$ | Output OFF, High Z Current | $\begin{aligned} & \overline{\mathrm{OE}} \geq \mathrm{V}_{\mathrm{IH}}, \\ & \mathrm{~V}_{\mathrm{SS}}<\mathrm{V}_{\mathrm{O}}<\mathrm{V}_{\mathrm{C}} \end{aligned}$ |  | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}{ }^{[6]}$ | Operating Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max. } \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ | Com'l |  | 30 |  | 30 |  | 30 | mA |
| $\mathrm{ISB}^{[7]}$ | Standby Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max. } \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{aligned}$ | Com'l |  | 6 |  | 6 |  | 6 | mA |

## Capacitance ${ }^{[8]}$

| Parameter | Description | Test Conditions | Max | Unit |
| :--- | :--- | :--- | :--- | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 5 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 7 | pF |

## Notes

4. The Voltage on any input or $I / O$ pin cannot exceed the power pin during power-up
5. The $V_{I H}$ and $V_{I L}$ specifications apply for all inputs except $\overline{W X I}, \overline{R X I}$. The $\overline{W X I}, \overline{R X I}$ pin is not a TTL input. It is connected to either $\overline{R X O}, \overline{W X O}$ of the previous device or $V_{\text {SS }}$.
6. Input signals switch from $0 V$ to 3 V with a rise/fall time less than 3 ns , clocks and clock enables switch at 20 MHz , while the data inputs switch at 10 MHz . Outputs are unloaded.
7. All inputs $=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$, except WCLK and RCLK , which are switching at 20 MHz .
8. Tested initially and after any design or process changes that may affect these parameters

Figure 4. AC Test Loads and Waveforms ${ }^{[9,10]}$


Equivalent to:
THÉVENIN EQUIVALENT
OUTPUTo $\longrightarrow$ Rth $=200 \Omega$ Vth $=2.0 \mathrm{~V}$

## Switching Characteristics Over the Operating Range

| Parameter | Description | 7C42X5V-15 |  | 7C42X5V-25 |  | 7C42X5V-35 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |
| $\mathrm{t}_{\text {S }}$ | Clock Cycle Frequency |  | 66.7 |  | 40 |  | 28.6 | MHz |
| $\mathrm{t}_{\mathrm{A}}$ | Data Access Time | 2 | 11 | 2 | 15 | 2 | 20 | ns |
| $\mathrm{t}_{\text {CLK }}$ | Clock Cycle Time | 15 |  | 25 |  | 35 |  | ns |
| $\mathrm{t}_{\text {CLKH }}$ | Clock HIGH Time | 6 |  | 10 |  | 14 |  | ns |
| $\mathrm{t}_{\text {CLKL }}$ | Clock LOW Time. | 6 |  | 10 |  | 14 |  | ns |
| $\mathrm{t}_{\mathrm{DS}}$ | Data Set-up Time | 4 |  | 6 |  | 7 |  | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 1 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {ENS }}$ | Enable Set-up Time | 4 |  | 6 |  | 7 |  | ns |
| $\mathrm{t}_{\text {ENH }}$ | Enable Hold Time | 1 |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\mathrm{RS}}$ | Reset Pulse Width ${ }^{[11]}$ | 15 |  | 25 |  | 35 |  | ns |
| $\mathrm{t}_{\text {RSR }}$ | Reset Recovery Time | 10 |  | 15 |  | 20 |  | ns |
| trsF | Reset to Flag and Output Time |  | 18 |  | 25 |  | 35 | ns |
| tret | Retransmit Pulse Width | 15 |  | 25 |  | 35 |  | ns |
| triR | Retransmit Recovery Time | 15 |  | 25 |  | 35 |  | ns |
| tolz | Output Enable to Output in Low $\mathrm{Z}^{[12]}$ | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{OE}}$ | Output Enable to Output Valid | 3 | 8 | 3 | 12 | 3 | 15 | ns |
| $\mathrm{t}_{\mathrm{OHZ}}$ | Output Enable to Output in High Z ${ }^{[12]}$ | 3 | 8 | 3 | 12 | 3 | 15 | ns |
| $\mathrm{t}_{\text {WFF }}$ | Write Clock to Full Flag |  | 11 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {REF }}$ | Read Clock to Empty Flag |  | 11 |  | 15 |  | 20 | ns |
| t PAFasynch | Clock to Programmable Almost-Full Flag ${ }^{[13]}$ (Asynchronous mode, $\mathrm{V}_{\mathrm{CC}} / \overline{\mathrm{SMODE}}$ tied to $\mathrm{V}_{\mathrm{CC}}$ ) |  | 18 |  | 22 |  | 25 | ns |
| $\mathrm{t}_{\text {PAFsynch }}$ | Clock to Programmable Almost-Full Flag (Synchronous mode, $\mathrm{V}_{\mathrm{CC}}$ SMODE tied to $\mathrm{V}_{\mathrm{SS}}$ ) |  | 11 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {PAEasynch }}$ | Clock to Programmable Almost-Empty Flag ${ }^{[13]}$ (Asynchronous mode, $\mathrm{V}_{\mathrm{CC}} / \overline{\mathrm{SMODE}}$ tied to $\mathrm{V}_{\mathrm{CC}}$ ) |  | 18 |  | 22 |  | 25 | ns |
| $\mathrm{t}_{\text {PAEsynch }}$ | Clock to Programmable Almost-Full Flag (Synchronous mode, $\mathrm{V}_{\mathrm{CC}} / \overline{\mathrm{SMODE}}$ tied to $\mathrm{V}_{\mathrm{SS}}$ ) |  | 11 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{HF}}$ | Clock to Half-Full Flag |  | 16 |  | 20 |  | 25 | ns |

[^2]Switching Characteristics Over the Operating Range (continued)

| Parameter | Description | 7C42X5V-15 |  | 7C42X5V-25 |  | 7C42X5V-35 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |
| $\mathrm{t}_{\mathrm{XO}}$ | Clock to Expansion Out |  | 10 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{XI}}$ | Expansion in Pulse Width | 6.5 |  | 10 |  | 14 |  | ns |
| $\mathrm{t}_{\text {XIS }}$ | Expansion in Set-up Time | 5 |  | 10 |  | 15 |  | ns |
| ${ }^{\text {t }}$ SKEW1 | Skew Time between Read Clock and Write Clock for Full Flag | 6 |  | 10 |  | 12 |  | ns |
| ${ }^{\text {tSKEW2 }}$ | Skew Time between Read Clock and Write Clock for Empty Flag | 6 |  | 10 |  | 12 |  | ns |
| ${ }^{\text {tSKEW3 }}$ | Skew Time between Read Clock and Write Clock for Programmable Almost Empty and Programmable Almost Full Flags. | 15 |  | 18 |  | 20 |  | ns |

## Switching Waveforms

Figure 5. Write Cycle Timing


[^3]CY7C4225V/4215V
CY7C4235V/4245V

Switching Waveforms (continued)
Figure 6. Read Cycle Timing


Figure 7. Reset Timing ${ }^{[16]}$


[^4]Switching Waveforms (continued)
Figure 8. First Data Word Latency after Reset with Simultaneous Read and Write


Figure 9. Empty Flag Timing


Notes
18. When $\mathrm{t}_{\text {SKEW }} \geq$ minimum specification, $\mathrm{t}_{\text {FRL }}$ (maximum) $=\mathrm{t}_{\mathrm{CLK}}+\mathrm{t}_{\text {SKEW2 }}$. When $\mathrm{t}_{\text {SKEW2 }}<$ minimum specification, $\mathrm{t}_{\text {FRL }}$ (maximum) $=$ either $2^{*} \mathrm{t}_{\mathrm{CLK}}+\mathrm{t}_{\mathrm{SKEW}}$ or $\mathrm{t}_{\mathrm{CLK}}+$ t SKEW2 $^{2}$. The Latency Timing applies only at the Empty Boundary (EF= LOW).
19. The first word is available the cycle after EF goes HIGH, always.

Switching Waveforms (continued)
Figure 10. Full Flag Timing


Figure 11. Half-Full Flag Timing


CY7C4225V/4215V
CY7C4235V/4245V

Switching Waveforms (continued)
Figure 12. Programmable Almost Empty Flag Timing


Figure 13. Programmable Almost Empty Flag Timing (applies only in SMODE (SMODE is LOW)


[^5]CY7C4225V/4215V
CY7C4235V/4245V

Switching Waveforms (continued)
Figure 14. Programmable Almost Full Flag Timing


Figure 15. Programmable Almost Full Flag Timing (applies only in $\overline{\text { SMODE }}(\overline{\text { SMODE }}$ in LOW))


[^6]CY7C4225V/4215V
CY7C4235V/4245V

Switching Waveforms (continued)
Figure 16. Write Programmable Registers


Figure 17. Read Programmable Registers


Figure 18. Write Expansion Out Timing


## Note

31. Write to Last Physical Location.

CY7C4225V/4215V
CY7C4235V/4245V

Switching Waveforms (continued)
Figure 19. Read Expansion Out Timing


Figure 20. Write Expansion In Timing


Figure 21. Read Expansion In Timing


Figure 22. Retransmit Timing ${ }^{[33,34,35]}$


[^7]
## Ordering Information

| Speed (ns) | Ordering Code | Package Name | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| $512 \times 18$ Low-Voltage Synchronous FIFO |  |  |  |  |
| 15 | CY7C4215V-15ASXC | A64 | 64-Pin Pb-Free 10x10 Thin Quad Flatpack | Commercial |
| 1K x 18 Low-Voltage Synchronous FIFO |  |  |  |  |
| 15 | CY7C4225V-15ASXC | A64 | 64-Pin Pb-Free 10x10 Thin Quad Flatpack | Commercial |
| 2K x 18 Low-Voltage Synchronous FIFO |  |  |  |  |
| 15 | CY7C4235V-15ASC | A64 | 64-Pin 10x10 Thin Quad Flatpack | Commercial |
|  | CY7C4235V-15ASXC | A64 | 64-Pin Pb-Free 10x10 Thin Quad Flatpack |  |
| 4K x 18 Low-Voltage Synchronous FIFO |  |  |  |  |
| 15 | CY7C4245V-15ASXC | A64 | 64-Pin Pb-Free 10x10 Thin Quad Flatpack | Commercial |
| 25 | CY7C4245V-25ASC | A64 | 64-Pin 10x10 Thin Quad Flatpack |  |

CY7C4225V/4215V
CY7C4235V/4245V

## Package Diagrams

Figure 23. 64-Pin TQFP (10X10X1.4 mm)


CY7C4225V/4215V
CY7C4235V/4245V

Figure 24. 64-Pin TQFP (14X14X1.4 mm)


## Document History Page

Document Title: CY7C4225V/4215V/CY7C4235V/4245V 64/256/512/1K/2K/4K x 18 Low-Voltage Synchronous FIFOs Document Number: 38-06029

| REV. | ECN NO. | Submission <br> Date | Orig. of <br> Change | Description of Change |
| :---: | :---: | :---: | :---: | :--- |
| ${ }^{* *}$ | 109961 | $12 / 17 / 01$ | SZV | Change from Spec number: 38-00609 to 38-06029 |
| ${ }^{*}$ A | 122281 | $12 / 26 / 02$ | RBI | Power up requirements added to Maximum Ratings Information |
| ${ }^{*}$ B | 127856 | $08 / 22 / 03$ | FSG | Fixed read cycle timing diagram <br> Corrected switching waveform diagram typos <br> Page 12: WEN changed to REN (typo) <br> Page 13: WCLK changed to RCLK (typo) |
| ${ }^{*} \mathrm{C}$ | 393636 | See ECN | YIM | Added Pb-Free Logo <br> Added Pb-Free parts to ordering information: <br> CY7C4205V-15ASXC, CY7C4215V-15ASXC, CY7C4225V-15ASXC, <br> CY7C4235V-15ASXC, CY7C4245V-15ASXC, CY7C4245V-25ASXC |
| ${ }^{*} \mathrm{D}$ | 2896039 | $03 / 19 / 2010$ | RAME | Added Contents <br> Updated package diagrams <br> Removed inactive parts from Ordering information table <br> Updated links in Sales, Solutions and Legal Information |

## Sales, Solutions, and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

## Products

Automotive
Clocks \& Buffers
Interface
Lighting \& Power Control

Memory
Optical \& Image Sensing
PSoC
Touch Sensing
USB Controllers
Wireless/RF
cypress.com/go/automotive
cypress.com/go/clocks
cypress.com/go/interface
cypress.com/go/powerpsoc
cypress.com/go/plc
cypress.com/go/memory
cypress.com/go/image
cypress.com/go/psoc
cypress.com/go/touch
cypress.com/go/USB
cypress.com/go/wireless
© Cypress Semiconductor Corporation, 2001-2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.


[^0]:    Note

    1. The same selection sequence applies to reading from the registers. $\overline{\mathrm{REN}}$ is enabled and read is performed on the LOW-to-HIGH transition of RCLK.
[^1]:    Notes
    2. $\mathrm{n}=$ Empty Offset (Default Values: $\mathrm{CY} 7 \mathrm{C} 4205 \mathrm{~V} n=31, \mathrm{CY} 7 \mathrm{C} 4215 \mathrm{~V} \mathrm{n}=63, \mathrm{CY} 7 \mathrm{C} 4225 \mathrm{~V} / 7 \mathrm{C} 4235 \mathrm{~V} / 7 \mathrm{C} 4245 \mathrm{~V} \mathrm{n}=127$ ).
    3. $m=$ Full Offset (Default Values: CY7C4205V $n=31, C Y 7 C 4215 V n=63, C Y 7 C 4225 V / 7 C 4235 V / 7 C 4245 V n=127)$.

[^2]:    Notes
    9. $C_{L}=30 \mathrm{pF}$ for all $A C$ parameters except for $\mathrm{t}_{\mathrm{OHZ}}$.
    10. $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ for $\mathrm{t}_{\mathrm{OHZ}}$.
    11. Pulse widths less than minimum values are not allowed.
    12. Values guaranteed by design, not currently tested.
    13. $t_{\text {PAFasynch }}, t_{\text {PAEasynch }}$, after program register write will not be valid until $5 \mathrm{~ns}+t_{\text {PAF(E) }}$.

[^3]:    Note
    14. $\mathrm{t}_{\text {SKEW } 1}$ is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that $\overline{\mathrm{FF}}$ will go HIGH during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than $\mathrm{t}_{\text {SKEW }}$, then FF may not change state until the next WCLK edge.

[^4]:    Notes
    15. $\mathrm{t}_{\text {SKEW }}$ is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that $\overline{\mathrm{EF}}$ will go HIGH during the current clock cycle. It the time between the rising edge of WCLK and the rising edge of RCLK is less than $t_{\text {SKEW2 }}$, then EF may not change state until the next RCLK edge.
    16. The clocks (RCLK, WCLK) can be free-running during reset.
    17. After reset, the outputs will be LOW if $\overline{\mathrm{OE}}=0$ and three-state if $\overline{\mathrm{OE}}=1$.

[^5]:    Notes
    20. PAE offset -n . Number of data words into FIFO already $=\mathrm{n}$
    21. PAE offset - n .
    22. $\mathrm{t}_{\text {SKEW }}$ is the minimum time between a rising WCLK and a rising RCLK edge for $\overline{\text { PAE }}$ to change state during that clock cycle. If the time between the edge of WCLK and the rising RCLK is less than $\mathrm{t}_{\text {SKEW3 }}$, then PAE may not change state until the next RCLK.
    23. If a read is performed on this rising edge of the read clock, there will be Empty $+(n-1)$ words in the FIFO when PAE goes LOW.

[^6]:    Notes
    24. PAF offset $=m$. Number of data words written into FIFO already $=256-m+1$ for the $\mathrm{CY} 7 \mathrm{C} 4205 \mathrm{~V}, 512-\mathrm{m}+1$ for the $\mathrm{CY} 7 \mathrm{C} 4215 \mathrm{~V} .1024-\mathrm{m}+1$ for the CY 7 C 4225 V , $2048-m+1$ for the CY7C4235V, and $4096-m+1$ for the CY7C4245V.
    25. PAF is offset $=\mathrm{m}$.
    26. 256 - m words inCY7C4205V, 512 - m words in CY7C4215V. 1024 - m words in CY7C4225V, 2048 - m words in CY7C4235V, and $4096-m$ words in CY7C4245V. $27.256-\mathrm{m}+1$ words in CY7C4205V, $512-\mathrm{m}+1$ words in CY7C4215V, $1024-\mathrm{m}+1 \mathrm{CY} 7 \mathrm{C} 4225 \mathrm{~V}$, $2048-\mathrm{m}+1$ in CY74235V, and $4096-\mathrm{m}+1$ words in CY7C4245V. 28. If a write is performed on this rising edge of the write clock, there will be Full - (m-1) words of the FIFO when PAF goes LOW.
    29. PAF offset $=\mathrm{m}$.
    30. $\mathrm{t}_{\text {SKEW3 }}$ is the minimum time between a rising RCLK and a rising WCLK edge for $\overline{\mathrm{PAF}}$ to change state during that clock cycle. If the time between the edge of RCLK and the rising edge of WCLK is less than $t_{S K E W 3}$, then PAF may not change state until the next WCLK rising edge.

[^7]:    Notes
    32. Read from Last Physical Location.
    33. Clocks are free running in this case
    34. The flags may change state during Retransmit as a result of the offset of the read and write pointers, but flags will be valid at $t_{\text {RTR }}$.
    35. For the synchronous $\overline{\text { PAE }}$ and $\overline{\text { PAF }}$ flags (SMODE), an appropriate clock cycle is necessary after $t_{R T R}$ to update these flags.

